数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6620S/PCB 数据表(PDF) 30 Page - Analog Devices

部件名 AD6620S/PCB
功能描述  65 MSPS Digital Receive Signal Processor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6620S/PCB 数据表(HTML) 30 Page - Analog Devices

Back Button AD6620S/PCB Datasheet HTML 26Page - Analog Devices AD6620S/PCB Datasheet HTML 27Page - Analog Devices AD6620S/PCB Datasheet HTML 28Page - Analog Devices AD6620S/PCB Datasheet HTML 29Page - Analog Devices AD6620S/PCB Datasheet HTML 30Page - Analog Devices AD6620S/PCB Datasheet HTML 31Page - Analog Devices AD6620S/PCB Datasheet HTML 32Page - Analog Devices AD6620S/PCB Datasheet HTML 33Page - Analog Devices AD6620S/PCB Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 43 page
background image
AD6620
–30–
REV. 0
ACCESS PROTOCOLS
The AD6620 external accesses may be performed through either
the Microprocessor Port or the Serial Port. The Microport and
the serial port both use a three-bit address and eight-bit data to
access these registers. The three-bit address provides access to
seven register locations (External Interface Registers). These
register locations are used to access the internal address space of
the AD6620 shown in the Control Register section. The seven
registers are the LAR (Low Address Register), the AMR (Ad-
dress Mode Register), and the five data registers (DR4–DR0).
Table VIII. External Interface Registers
A[2:0]
Name
Comment
000
Data Register 0 (DR0)
D[7:0]
001
Data Register 1 (DR1)
D[15:8]
010
Data Register 2 (DR2)
D[23:16]
011
Data Register 3 (DR3)
D[31:24]
100
Data Register 4 (DR4)
D[35:32]
101
Reserved
Reserved
110
Low Address Register (LAR)
A[7:0]
111
Address Mode Register (AMR)
1-0: A[9:8]
5-2: Reserved
6: Read Increment
7: Write Increment
The internal address space is accessed using a 10-bit internal
address. Many of these address locations are more than a byte
wide and require multiple accesses to the seven External Inter-
face Registers, which are each only 8 bits wide (only 4 bits of
DR4 are used). Accesses to these registers are accomplished
using the 3-bit address and 8-bit data lines the manner de-
scribed below. The source of these values depends on the con-
trol port method used.
All internal accesses are accomplished by first writing the inter-
nal address of the register or memory location to be accessed.
The lower eight address bits are written to the LAR register and
the upper two address bits to the LSBs of the AMR. This de-
fines the internal address of the location to be accessed as shown
in the memory map shown in the Control Registers and On-
Chip Ram section.
Internal Write Access
Up to 36 bits of data (as needed) can be written by the process
described below. Any high order bytes that are needed are writ-
ten to the corresponding data registers defined in the external
3-bit address space. The least significant byte is then written to
DR0 at address (000). When a write to DR0 is detected, the
internal microprocessor port state machine then moves the data
in DR4–DR0 to the internal address pointed to by the address
in the LAR and AMR.
Write Pseudocode
void write_micro(ext_address, int data);
main();
{
/* This code shows the programming of the NCO frequency
register using the write_micro function as defined above. The
variable address is the External Address A[2:0] and data is the
value to be placed in the external interface register.
Internal Address = 0x303
*/
// holding registers for NCO byte wide access data
int d3, d2, d1, d0;
// NCO frequency word (32 bits wide)
NCO_FREQ = 0xCBEFEFFF;
// write AMR
write_micro(7, 0x03 );
// write LAR
write_micro(6, 0x03);
// DR4 is not needed because NCO_FREQ is only 32 bits, not
36
// write DR3 with high byte of 32-bit word (D[31:24]
d3 = (NCO_FREQ & 0xFF000000) >> 24;
write_micro(3, d3);
// write DR2 with high byte of 32-bit word (D[23:16]
d2 = (NCO_FREQ & 0xFF0000) >> 16;
write_micro(2, d2);
// write DR1 with D[15:8]
d1 = (NCO_FREQ & 0xFF00) >> 8;
write_micro(1, d1);
// write DR0 with D[7:0]
// On this write all data is transferred to the internal address
d0 = NCO_FREQ & 0xFF;
write_micro(0, d0);
} // end of main
Internal Read Access
A read is performed by first writing the LAR and AMR as with a
write. The data registers (DR4–DR0) are then read in the re-
verse order that they were written. First, the least significant
byte of the data (D[7:0]) is read from DR0. On this transaction
the high bytes of the data are moved from the internal address
pointed to by the LAR and AMR into the remaining data regis-
ters (DR4–DR1). This data can then be read from the data
registers using the appropriate 3-bit addresses. The number of
data registers used depends solely on the amount of data to be
read or written. Any unused bit in a data register should be
masked out for a read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com