S12OSCV2D datasheet(63/126 Pages) FREESCALE

63 / 126 page

MC9S12DJ64 Device User Guide — V01.17

2.4.1 VDDX, VSSX — Power & Ground Pins for I/O Drivers

External power and ground for I/O drivers. Because fast signal transitions place high, short-duration

current demands on the power supply, use bypass capacitors with high-frequency characteristics and place

them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are

loaded.

VDDX and VSSX are the supplies for Ports J, K, M, P, T and S.

2.4.2 VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal

Voltage Regulator

External power and ground for I/O drivers and input to the internal voltage regulator. Because fast signal

transitions place high, short-duration current demands on the power supply, use bypass capacitors with

high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements

depend on how heavily the MCU pins are loaded.

VDDR and VSSR are the supplies for Ports A, B, E and H.

2.4.3 VDD1, VDD2, VSS1, VSS2 — Internal Logic Power Supply Pins

Power is supplied to the MCU through VDD and VSS. Because fast signal transitions place high,

short-duration current demands on the power supply, use bypass capacitors with high-frequency

characteristics and place them as close to the MCU as possible. This 2.5V supply is derived from the

internal voltage regulator. There is no static load on those pins allowed. The internal voltage regulator is

turned off, if VREGEN is tied to ground.

NOTE:

No load allowed except for bypass capacitors.

2.4.4 VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG

VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the two analog to

digital converters. It also provides the reference for the internal voltage regulator. This allows the supply

voltage to ATD0/ATD1 and the reference voltage to be bypassed independently.

VDDPLL

2.5V

Provides operating voltage and ground for the Phased-Locked

Loop. This allows the supply voltage to the PLL to be

bypassed independently. Internal power and ground

generated by internal regulator.

VSSPLL

VREGEN

5.0V

Internal Voltage Regulator enable/disable

Mnemonic

Pin Number

Nominal

Voltage

Description

112-pin QFP

S12OSCV2D 数据表(PDF) 63 Page - Freescale Semiconductor, Inc

S12OSCV2D 数据表(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载