数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM8S103F2 数据表(PDF) 59 Page - STMicroelectronics

部件名 STM8S103F2
功能描述  Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8S103F2 数据表(HTML) 59 Page - STMicroelectronics

Back Button STM8S103F2 Datasheet HTML 55Page - STMicroelectronics STM8S103F2 Datasheet HTML 56Page - STMicroelectronics STM8S103F2 Datasheet HTML 57Page - STMicroelectronics STM8S103F2 Datasheet HTML 58Page - STMicroelectronics STM8S103F2 Datasheet HTML 59Page - STMicroelectronics STM8S103F2 Datasheet HTML 60Page - STMicroelectronics STM8S103F2 Datasheet HTML 61Page - STMicroelectronics STM8S103F2 Datasheet HTML 62Page - STMicroelectronics STM8S103F2 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 117 page
background image
Unit
Max
at 125
°C
(1)
Max
at 85
°C
(1)
Typ
Conditions
Parameter
Symbol
Clock source
Flash mode
(3)
Main
voltage
regulator
(MVR)
(2)
110
85
66
LSI RC osc.
(128 kHz)
Operating mode
Off
Supply current
in active halt
mode
IDD(AH)
40
20
10
LSI RC osc.
(128 kHz)
Power-down mode
Supply current
in active halt
mode
IDD(AH)
(1) Data based on characterization results, not tested in production
(2) Configured by the REGAH bit in the CLK_ICKR register.
(3) Configured by the AHALT bit in the FLASH_CR1 register.
Table 26: Total current consumption in active halt mode at VDD = 3.3 V
Unit
Max at
125 °C
(1)
Max at
85 °C
(1)
Typ
Conditions
Parameter
Symbol
Clock source
Flash mode
(3)
Main
voltage
regulator
(MVR)
(2)
μA
-
-
550
HSE crystal
osc. (16 MHz)
Operating mode
On
Supply current
in active halt
mode
IDD(AH)
μA
290
260
200
LSI RC osc.
(128 kHz)
Operating mode
On
Supply current
in active halt
mode
IDD(AH)
-
-
970
HSE crystal
osc. (16 MHz)
Power-down
mode
IDD(AH)
230
200
150
LSI RC osc.
(128 kHz)
Supply current
in active halt
mode
IDD(AH)
105
80
66
LSI RC osc.
(128 kHz)
Operating mode
Off
IDD(AH)
35
18
10
Power-down
mode
IDD(AH)
(1) Data based on characterization results, not tested in production
(2) Configured by the REGAH bit in the CLK_ICKR register.
(3) Configured by the AHALT bit in the FLASH_CR1 register.
59/117
DocID15441 Rev 9
Electrical characteristics
STM8S103K3 STM8S103F3 STM8S103F2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com