| 数据搜索系统,热门电子元器件搜索 |
|
STM8S103F2 数据表(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2 数据表(HTML) 70 Page - STMicroelectronics |
|
70 / 117 page ![]() Memory characteristics 10.3.5 RAM and hardware registers Table 36: RAM and hardware registers Unit Min Conditions Parameter Symbol V VIT-max (2) Halt mode (or reset) Data retention mode (1) VRM (1) Minimum supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design, not tested in production. (2) Refer to the Operating conditions section for the value of V IT-max Flash program memory/data EEPROM memory Table 37: Flash program memory/data EEPROM memory Unit Max Typ Min (1) Conditions Parameter Symbol V 5.5 - 2.95 fCPU ≤ 16 MHz Operating voltage (all modes, execution/ write/erase) VDD ms 6.6 6 - Standard programming time (including erase) for tprog byte/word/block (1 byte/ 4 bytes/64 bytes) 3.33 3 - Fast programming time for 1 block (64 bytes) 3.33 3 - Erase time for 1 block (64 bytes) terase cycles - - 100 000 TA = +85 °C Erase/write cycles (2) (program memory) NRW - 1 M 300 000 TA = +125 °C Erase/write cycles (data memory) (2) years - - 20 TRET = 55°C Data retention (program and data memory) after 10k tRET erase/write cycles at TA = +55 °C DocID15441 Rev 9 70/117 STM8S103K3 STM8S103F3 STM8S103F2 Electrical characteristics |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |