STM8S103F2 datasheet(86/117 Pages) STMICROELECTRONICS

部件名	STM8S103F2

功能描述	Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C

PDF	117 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

86 / 117 page

Unit

Fast mode I

2C(1)

Standard mode I

Parameter

Symbol

Max

(2)

Min

(2)

Max

(2)

Min

(2)

0.6

4.0

STOP condition setup time

tsu(STO)

μs

1.3

4.7

STOP to START condition time

(bus free)

tw(STO:STA)

400

Capacitive load for each bus line

(1) f

MASTER, must be at least 8 MHz to achieve max fast I

2C speed (400kHz)

(2) Data based on standard I2C protocol requirement, not tested in production

(3) The maximum hold time of the start condition has only to be met if the interface does not stretch the

low time

(4) The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge

the undefined region of the falling edge of SCL

Figure 42: Typical application with I

2C bus and timing diagram

tf(SDA)

tr(SDA)

tsu(SDA)

th(SDA)

tf(SCL)

tr(SCL)

tw(SCLL)

tw(SCLH)

th(STA)

tsu(STO)

tsu(STA)

tw(STO:STA)

SDA

SCL

4.7k

Ω

SDA

SCL

100

Ω

100

Ω

4.7k

Ω

I2C bus

START

STOP

REPEATED

START

STM8S

ai17490

1. Measurement points are made at CMOS levels: 0.3 x VDD and 0.7 x VDD.

10-bit ADC characteristics

10.3.10

Subject to general operating conditions for VDD, fMASTER, and TA unless otherwise specified.

DocID15441 Rev 9

86/117

STM8S103K3 STM8S103F3 STM8S103F2

Electrical characteristics

STM8S103F2 数据表(PDF) 86 Page - STMicroelectronics

STM8S103F2 数据表(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载