| 数据搜索系统,热门电子元器件搜索 |
|
STM32F217VG 数据表(PDF) 69 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F217VG 数据表(HTML) 69 Page - STMicroelectronics |
|
69 / 175 page ![]() DocID17050 Rev 9 69/175 STM32F21xxx Electrical characteristics 174 VBAT Backup operating voltage 1.65 3.6 V VIN I/O input voltage FT and TTa I/O TBD TBD BOOT0 TBD TBD VCAP1 Internal core voltage to be supplied externally in REGOFF mode 1.1 1.3 V VCAP2 PD Power dissipation at TA = 85 °C for suffix 6 or TA = 105 °C for suffix 7(4) LQFP64 - 444 mW LQFP100 - 434 LQFP144 - 500 LQFP176 - 526 UFBGA176 - 513 TA Ambient temperature for 6 suffix version Maximum power dissipation –40 85 °C Low power dissipation(5) –40 105 Ambient temperature for 7 suffix version Maximum power dissipation –40 105 °C Low power dissipation(5) –40 125 TJ Junction temperature range 6 suffix version –40 105 °C 7 suffix version –40 125 1. TBD stands for “to be defined”. 2. When the ADC is used, refer to Table 65: ADC characteristics. 3. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA can be tolerated during power-up and power-down operation. 4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax. 5. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax. Table 13. General operating conditions(1) (continued) Symbol Parameter Conditions Min Max Unit Table 14. Limitations depending on the operating power supply range Operating power supply range ADC operation Maximum Flash memory access frequency (fFlashmax) Number of wait states at maximum CPU frequency (fCPUmax= 120 MHz)(1) I/O operation FSMC_CLK frequency for synchronous accesses Possible Flash memory operations VDD =1.8 to 2.1 V Conversion time up to 1Msps 16 MHz with no Flash memory wait state 7(2) – Degraded speed performance – No I/O compensation up to 30 MHz 8-bit erase and program operations only VDD = 2.1 to 2.4 V Conversion time up to 1Msps 18 MHz with no Flash memory wait state 6(2) – Degraded speed performance – No I/O compensation up to 30 MHz 16-bit erase and program operations |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |