STM32F217VG datasheet(22/175 Pages) STMICROELECTRONICS

22 / 175 page

Functional overview

STM32F21xxx

22/175

DocID17050 Rev 9

3.14

Power supply schemes

•

VDD = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when

enabled), provided externally through VDD pins.

•

VSSA, VDDA = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset

blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.

•

VBAT = 1.65 to 3.6 V: power supply for RTC, external clock, 32 kHz oscillator and

backup registers (through power switch) when VDD is not present.

Refer to Figure 17: Power supply scheme for more details.

3.15

Power supply supervisor

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry

coupled with a Brownout reset (BOR) circuitry.

At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V.

After the 1.8 V POR threshold level is reached, the option byte loading process starts, either

to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three

BOR thresholds are available through option bytes.

The device remains in reset mode when VDD is below a specified threshold, VPOR/PDR or

VBOR, without the need for an external reset circuit. .

The devices also feature an embedded programmable voltage detector (PVD) that monitors

the VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be

generated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is

higher than the VPVD threshold. The interrupt service routine can then generate a warning

message and/or put the MCU into a safe state. The PVD is enabled by software.

3.16

Voltage regulator

The regulator has four operating modes:

•

Regulator ON

–

Main regulator mode (MR)

–

Low power regulator (LPR)

–

Power-down

•

Regulator OFF

–

Regulator OFF/internal reset ON

3.16.1

Regulator ON

The regulator ON modes are activated by default on LQFP packages. On UFBGA176

package, they are activated by connecting REGOFF to VSS.

VDD minimum value is 1.8 V.

STM32F217VG 数据表(PDF) 22 Page - STMicroelectronics

STM32F217VG 数据表(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载