WM8960 datasheet(48/92 Pages) WOLFSON

48 / 92 page

WM8960

Production Data

PD, August 2013, Rev 4.2

For further details of the Jack detect operation see the Headphone Switch section.

DIGITAL AUDIO INTERFACE

The digital audio interface is used for inputting DAC data into the WM8960 and outputting ADC data

from it. It uses five pins:



ADCDAT: ADC data output



ADCLRC: ADC data alignment clock



DACDAT: DAC data input



DACLRC: DAC data alignment clock



BCLK: Bit clock, for synchronisation

The clock signals BCLK, ADCLRC and DACLRC can be outputs when the WM8960 operates as a

master, or inputs when it is a slave (see Master and Slave Mode Operation, below).

ADCLRC can also be configured as a GPIO pin. In this case, the ADC will use DACLRC as a frame

clock. The ADCLRC/GPIO1 pin function should not be modified while the ADC is enabled.

Four different audio data formats are supported:



Left justified



Right justified



DSP mode

All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the

Electrical Characteristic section for timing information.

MASTER AND SLAVE MODE OPERATION

The WM8960 can be configured as either a master or slave mode device. As a master device the

WM8960 generates BCLK, ADCLRC and DACLRC and thus controls sequencing of the data transfer

on ADCDAT and DACDAT. In slave mode, the WM8960 responds with data to clocks it receives over

the digital audio interface. The mode can be selected by writing to the MS bit. Master and slave

modes are illustrated below.

Figure 22 Master Mode

Figure 23 Slave Mode

OPERATION WITH ADCLRC AS GPIO

When ALRCGPIO=1, the DACLRC pin is used as a frame clock for ADCs and DACs as shown below.

The ADCs and DACs must operate at the same sample rate in this mode. See Table 32 for details of

GPIO pin configuration.

Figure 24 Master Mode with ADCLRC as GPIO

Figure 25 Slave Mode with ADCLRC as GPIO

BCLK

ADCDAT

ADCLRC

DACDAT

DACLRC

WM8960

CODEC

DSP

ENCODER/

DECODER

Note: The ADC and DAC can run at different sample rates

BCLK

ADCDAT

ADCLRC

DACDAT

DACLRC

WM8960

CODEC

DSP

ENCODER/

DECODER

Note: The ADC and DAC can run at different sample rates

WM8960 数据表(PDF) 48 Page - Wolfson Microelectronics plc

WM8960 数据表(HTML) 48 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载

链接网址

WM8960 数据表(PDF) 48 Page - Wolfson Microelectronics plc

WM8960 数据表(HTML) 48 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表 下载

链接网址

数据表下载