| 数据搜索系统,热门电子元器件搜索 |
|
WM8960 数据表(PDF) 26 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8960 数据表(HTML) 26 Page - Wolfson Microelectronics plc |
|
26 / 92 page ![]() WM8960 Production Data w PD, August 2013, Rev 4.2 26 ANALOGUE TO DIGITAL CONVERTER (ADC) The WM8960 uses stereo 24-bit, 64x oversampled sigma-delta ADCs. The use of multi-bit feedback and high oversampling rates reduce the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0Vrms. Any voltage greater than full scale may overload the ADC and cause distortion. The ADCs are enabled by the ADCL/R register bit. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R25 (19h) Power management (2) 3 ADCL 0 Enable ADC left channel: 0 = ADC disabled 1 = ADC enabled 2 ADCR 0 Enable ADC right channel: 0 = ADC disabled 1 = ADC enabled Table 8 ADC Enable Control The polarity of the output signal can be changed under software control using the ADCPOL[1:0] register bits. The DATSEL bits are used to select which channel is used for the left and right ADC data. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R5 (05h) ADC and DAC Control (1) 6:5 ADCPOL[1:0] 00 ADC polarity control: 00 = Polarity not inverted 01 = ADC L inverted 10 = ADC R inverted 11 = ADC L and R inverted R23 (17h) Additional Control (1) 3:2 DATSEL [1:0] 00 ADC Data Output Select 00: left data = left ADC; right data =right ADC 01: left data = left ADC; right data = left ADC 10: left data = right ADC; right data =right ADC 11: left data = right ADC; right data = left ADC Table 9 ADC Control DIGITAL ADC VOLUME CONTROL The output of the ADCs can be digitally amplified or attenuated over a range from –97dB to +30dB in 0.5dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by: 0.5 (X-195) dB for 1 X 255; MUTE for X = 0 The ADCVU control bit controls the loading of digital volume control data. When ADCVU is set to 0, the LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when ADCVU is set to 1. This makes it possible to update the gain of both channels simultaneously. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |