数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

28F004SC 数据表(PDF) 26 Page - Intel Corporation

部件名 28F004SC
功能描述  BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

28F004SC 数据表(HTML) 26 Page - Intel Corporation

Back Button 28F004SC Datasheet HTML 22Page - Intel Corporation 28F004SC Datasheet HTML 23Page - Intel Corporation 28F004SC Datasheet HTML 24Page - Intel Corporation 28F004SC Datasheet HTML 25Page - Intel Corporation 28F004SC Datasheet HTML 26Page - Intel Corporation 28F004SC Datasheet HTML 27Page - Intel Corporation 28F004SC Datasheet HTML 28Page - Intel Corporation 28F004SC Datasheet HTML 29Page - Intel Corporation 28F004SC Datasheet HTML 30Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 42 page
background image
BYTE-WIDE SmartVoltage FlashFile™ MEMORY FAMILY
E
26
PRELIMINARY
SR.7 =
0
1
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Full Status
Check if Desired
Set Lock-Bit Complete
FULL STATUS CHECK PROCEDURE
1
0
Read Status Register
Data (See Above)
1
0
Read Status
Register
V
Range Error
1
0
Command Sequence
Error
SR.3 =
SR.4 =
SR.4,5 =
Set Lock-Bit Error
Bus
Operation
Command
Comments
Standby
Check SR.4,5
Both 1 = Command Sequence Error
Standby
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command in cases where multiple lock-bits are set before
full status is checked.
If error is detected, clear the Status Register before attempting retry
or other error recovery.
Check SR.4
1 = Set Lock-Bit Reset Error
Standby
Bus
Operation
Command
Comments
Write
Write
Set
Block/Master
Lock-Bit Setup
Read
Data = 60H
Addr = Block Address (Block),
Device Address (Master)
Check SR.7
1 = WSM Ready
0 = WSM Busy
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device in
read array mode.
Status Register Data
Standby
Set
Block or Master
Lock-Bit Confirm
Data = 01H (Block),
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Set Lock-Bit Successful
Standby
0
1
Device Protect Error
SR.1 =
Check SR.3
1 = V
Error Detect
PP
PP
Check SR.1
1 = Device Protect Detect
RP# = V
,
(Set Master Lock-Bit Operation)
RP# = V
, Master Lock-Bit Is Set
(Set Block Lock-Bit Operation)
IH
HH
Figure 11. Set Block and Master Lock-Bit Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com