| 数据搜索系统,热门电子元器件搜索 |
|
28F004SC 数据表(PDF) 7 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
28F004SC 数据表(HTML) 7 Page - Intel Corporation |
|
7 / 42 page ![]() E BYTE-WIDE SmartVoltage FlashFile™ MEMORY FAMILY 7 PRELIMINARY 4-Mbit: A - A , 8-Mbit: A - A , 16-Mbit: A - A 0 18 0 19 020 Input Buffer Output Buffer Identifier Register Status Register Command Register I/O Logic Data Comparator Input Buffer Address Latch Address Counter Y Decoder X Decoder Y Gating 4-Mbit: Eight 8-Mbit: Sixteen 16-Mbit: Thirty-Two 64-Kbyte Blocks Write State Machine Program/Erase Voltage Switch CE# WE# OE# RP# RY/BY# V V GND DQ - DQ PP CC VCC 07 Figure 1. Block Diagram Table 2. Pin Descriptions Sym Type Name and Function A0–A20 INPUT ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle. 4 Mbit → A 0–A18 8 Mbit → A 0–A19 16 Mbit → A 0–A20 DQ0–DQ7 INPUT/ OUTPUT DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle. CE# INPUT CHIP ENABLE: Activates the device’s control logic, input buffers, decoders, and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels. RP# INPUT RESET/DEEP POWER-DOWN: When driven low, RP# inhibits write operations which provides data protection during power transitions, puts the device in deep power-down mode, and resets internal automation. RP#-high enables normal operation. Exit from deep power-down sets the device to read array mode. RP# at VHH enables setting of the master lock-bit and enables configuration of block lock-bits when the master lock-bit is set. RP# = VHH overrides block lock-bits, thereby enabling block erase and program operations to locked memory blocks. Block erase, program, or lock-bit configuration with VIH < RP# < VHH produce spurious results and should not be attempted. OE# INPUT OUTPUT ENABLE: Gates the device’s outputs during a read cycle. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |