数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST9 数据表(PDF) 79 Page - STMicroelectronics

部件名 ST9
功能描述  USER GUIDE
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST9 数据表(HTML) 79 Page - STMicroelectronics

Back Button ST9 Datasheet HTML 75Page - STMicroelectronics ST9 Datasheet HTML 76Page - STMicroelectronics ST9 Datasheet HTML 77Page - STMicroelectronics ST9 Datasheet HTML 78Page - STMicroelectronics ST9 Datasheet HTML 79Page - STMicroelectronics ST9 Datasheet HTML 80Page - STMicroelectronics ST9 Datasheet HTML 81Page - STMicroelectronics ST9 Datasheet HTML 82Page - STMicroelectronics ST9 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 146 page
background image
79/146
ST9 USER GUIDE
Figure 38
. MFT Interrupt and DMA Control Register
The Input and Output Control Register has only two active bits. They are used to internally
connect the Output A of each MFT to its own Input A. One bit does this connection for all even-
numbered MFTs, and the other for all odd-numbered MFTs.
Figure 39
. MFT I/O Control Register
4.4.1 Generating Two Pulse Width Modulated Waves with One MFT
4.4.1.1 Description Example
The Multifunction Timer is used here as a double pulse-width modulator. It is also possible to
have a single PWM output if needed. Let’s look at a simplified block diagram of the MFT
showing only the functional blocks that are actually used. See Figure 40.
This is possible using the two comparators that simultaneously compare each capture register
with the free-running counter. When the counter overflows, it is reloaded with the contents of
the Load Register 0. At that time, both outputs are reset.
When the value of the counter becomes equal to one of the compare registers, a pulse is sent
to the output flip-flop of the corresponding side, thus setting the output. So the low time is the
time between the counter overflow and the comparison. The high time is the remainder of the
period.
0
7
IDCR (R243, Page 9, MFT 0) (R247, Page 9, MFT 1)
Interrupt/DMA Control Register
Interrupt/DMA Priority Level
CPE CME DCTS DCTD SWEN PL2 PL1 PL0
0
7
SC1
SC0
IOCR (R248)
I/O Connection Register
IOCR (R248)
TxINA and TxOUTA
Internally connected or not
for each even MFT.
TxINA and TxOUTA
Internally connected or not for each odd MFT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com