LAN9211 datasheet(79/147 Pages) SMSC

79 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

SMSC LAN9211

Revision 2.9 (03-01-12)

DATASHEET

5.3.1

ID_REV—Chip ID and Revision

This register contains the ID and Revision fields for this design.

5.3.2

IRQ_CFG—Interrupt Configuration Register

This register configures and indicates the state of the IRQ signal.

Offset:

50h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-16

Chip ID. This read-only field identifies this design

9211h

15-0

Chip Revision

0000h

Offset:

54h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31:24

Interrupt Deassertion Interval (INT_DEAS). This field determines the

Interrupt Request Deassertion Interval in multiples of 10 microseconds.

Setting this field to zero causes the device to disable the INT_DEAS

Interval, reset the interval counter, and issue any pending interrupts. If a

new, non-zero value is written to this field, any subsequent interrupts will

obey the new setting.

Note:

This field does not apply to the PME interrupt.

R/W

23-15

Reserved

Interrupt Deassertion Interval Clear (INT_DEAS_CLR). Writing a one

to this register clears the de-assertion counter in the IRQ Controller, thus

causing a new de-assertion interval to begin (regardless of whether or

not the IRQ Controller is currently in an active de-assertion interval).

Interrupt Deassertion Status (INT_DEAS_STS). When set, this bit

indicates that interrupts are currently in a deassertion interval, and will

not be delivered to the IRQ pin. When this bit is clear, interrupts are not

currently in a deassertion interval, and will be delivered to the IRQ pin.

Master Interrupt (IRQ_INT). This read-only bit indicates the state of the

internal IRQ line, regardless of the setting of the IRQ_EN bit, or the state

of the interrupt de-assertion function. When this bit is high, one of the

enabled interrupts is currently active.

11-9

Reserved

IRQ Enable (IRQ_EN) – This bit controls the final interrupt output to the

IRQ pin. When clear, the IRQ output is disabled and permanently

deasserted. This bit has no effect on any internal interrupt status bits.

R/W

7-5

Reserved

LAN9211 数据表(PDF) 79 Page - SMSC Corporation

LAN9211 数据表(HTML) 79 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LAN9211 数据表(PDF) 79 Page - SMSC Corporation

LAN9211 数据表(HTML) 79 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载