LAN9211 datasheet(86/147 Pages) SMSC

86 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

Revision 2.9 (03-01-12)

SMSC LAN9211

DATASHEET

5.3.8

TX_CFG—Transmit Configuration Register

This register controls the transmit functions on the LAN9211 Ethernet Controller.

Offset:

70h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-16

Reserved.

Force TX Status Discard (TXS_DUMP). This self-clearing bit clears the TX

status FIFO of all pending status DWORD’s. When a ‘1’ is written, the TX

status pointers are cleared to zero.

Force TX Data Discard (TXD_DUMP). This self-clearing bit clears the TX

data FIFO of all pending data. When a ‘1’ is written, the TX data pointers

are cleared to zero.

13-3

Reserved

TX Status Allow Overrun (TXSAO). When this bit is cleared, data

transmission is suspended if the TX Status FIFO becomes full. Setting this

bit high allows the transmitter to continue operation with a full TX Status

FIFO.

Note:

This bit does not affect the operation of the TX Status FIFO Full

interrupt.

R/W

Transmitter Enable (TX_ON). When this bit is set (1), the transmitter is

enabled. Any data in the TX FIFO will be sent. This bit is cleared

automatically when STOP_TX is set and the transmitter is halted.

R/W

Stop Transmitter (STOP_TX). When this bit is set (1), the transmitter will

finish the current frame, and will then stop transmitting. When the transmitter

has stopped this bit will clear. All writes to this bit are ignored while this bit

is high.

LAN9211 数据表(PDF) 86 Page - SMSC Corporation

LAN9211 数据表(HTML) 86 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载