LAN9211 datasheet(82/147 Pages) SMSC

82 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

Revision 2.9 (03-01-12)

SMSC LAN9211

DATASHEET

12:11

Reserved

TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data

FIFO is full, and another write is attempted.

R/WC

TX Data FIFO Available Interrupt (TDFA). Generated when the TX data

FIFO available space is greater than the programmed level.

R/WC

TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status

FIFO is full.

R/WC

TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status

FIFO reaches the programmed level.

R/WC

RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued

whenever a receive frame is dropped.

R/WC

Reserved

RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status

FIFO is full.

R/WC

RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status

FIFO reaches the programmed level.

R/WC

2-0

GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s.

These interrupts are configured through the GPIO_CFG register.

R/WC

000

BITS

DESCRIPTION

TYPE

DEFAULT

LAN9211 数据表(PDF) 82 Page - SMSC Corporation

LAN9211 数据表(HTML) 82 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LAN9211 数据表(PDF) 82 Page - SMSC Corporation

LAN9211 数据表(HTML) 82 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载