ADRF6820ACPZ-R7 datasheet(6/45 Pages) AD

6 / 45 page

ADRF6820

Data Sheet

Rev. C | Page 6 of 45

DIGITAL LOGIC SPECIFICATIONS

Table 4.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

Input Voltage High, VIH

1.4

Input Voltage Low, VIL

0.70

Output Voltage High, VOH

IOH = −100 µA

2.3

Output Voltage Low, VOL

IOL = 100 µA

0.2

Serial Clock Period

tSCLK

Setup Time Between Data and Rising Edge of SCLK

tDS

Hold Time Between Data and Rising Edge of SCLK

tDH

Setup Time Between Falling Edge of CS and SCLK

Hold Time Between Rising Edge of CS and SCLK

Minimum Period SCLK in a Logic High State

tHIGH

Minimum Period SCLK in a Logic Low State

tLOW

Maximum Time Delay Between Falling Edge of SCLK and Output Data Valid for

a Read Operation

tACCESS

231

Maximum Time Delay Between CS Deactivation and SDIO Bus Return to

High Impedance

Timing Diagram

tDS

tDH

tHIGH

tLOW

tSCLK

DON'T CARE

D15

D14

D13

DON'T CARE

SCLK

SDIO

R/W

tACCESS

Figure 2. Setup and Hold Timing Measurements

ADRF6820ACPZ-R7 数据表(PDF) 6 Page - Analog Devices

ADRF6820ACPZ-R7 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载