LSM303D datasheet(35/52 Pages) STMICROELECTRONICS

35 / 52 page

DocID023312 Rev 2

35/52

LSM303D

AODR [3:0] is used to set power mode and ODR selection. In the following table bit

selection of AODR [3:0] for all frequencies is shown.

8.18

CTRL2 (21h)

Table 36. Acceleration data rate configuration

AODR3

AODR2

AODR1

AODR0

Power mode and ODR selection

Power-down mode

3.125 Hz

6.25 Hz

12.5 Hz

25 Hz

50 Hz

100 Hz

200 Hz

400 Hz

800 Hz

1600 Hz

Table 37. CTRL2 register

ABW1

ABW0

AFS2

AFS1

AFS0

0(1)

1. This bit must be set to ‘0’ for correct operation of the device.

AST

SIM

Table 38. CTRL2 register description

ABW[1:0]

Accelerometer anti-alias filter bandwidth. Default value: 00

Refer to Table 39

AFS[2:0]

Acceleration full-scale selection. Default value: 000

Refer to Table 40

AST

Acceleration self-test enable. Default value: 0

(0: self-test disabled; 1: self-test enabled)

SIM

SPI serial interface mode selection. Default value: 0

(0: 4-wire interface; 1: 3-wire interface)

Table 39. Acceleration anti-alias filter bandwidth

ABW1

ABW0

Anti-alias filter bandwidth

773 Hz

194 Hz

LSM303D 数据表(PDF) 35 Page - STMicroelectronics

LSM303D 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载