| 数据搜索系统,热门电子元器件搜索 |
|
STM32F100RC 数据表(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F100RC 数据表(HTML) 71 Page - STMicroelectronics |
|
71 / 106 page ![]() DocID15081 Rev 10 71/106 STM32F100xC, STM32F100xD, STM32F100xE Electrical characteristics 105 5.3.14 I/O port characteristics General input/output characteristics Unless otherwise specified, the parameters given in Table 43 are derived from tests performed under the conditions summarized in Table 9. All I/Os are CMOS and TTL compliant. All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 23 and Figure 24 for standard I/Os, and in Figure 25 and Figure 26 for 5 V tolerant I/Os. Table 43. I/O static characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Standard I/O input low level voltage - –0.3 - 0.28*(VDD–2 V)+0.8 V V I/O FT(1) input low level voltage –0.3 - 0.32*(VDD–2 V)+0.75 V VIH Standard I/O input high level voltage 0.41*(VDD–2 V) +1.3 V - VDD+0.3 I/O FT(1) input high level voltage VDD > 2 V 0.42*(VDD–2)+1 V - 5.5 VDD ≤2 V 5.2 Vhys Standard I/O Schmitt trigger voltage hysteresis(2) - 200 - - mV I/O FT Schmitt trigger voltage hysteresis(2) 5% VDD(3) -- mV Ilkg Input leakage current(4) VSS ≤VIN ≤VDD Standard I/Os -- ±1 µA VIN = 5 V I/O FT -- 3 RPU Weak pull-up equivalent resistor(5) VIN = VSS 30 40 50 k Ω RPD Weak pull-down equivalent resistor(5) VIN = VDD 30 40 50 k Ω CIO I/O pin capacitance - - 5 - pF 1. FT = 5V tolerant. To sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled. 2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by design, not tested in production. 3. With a minimum of 100 mV. 4. Leakage could be higher than max. if negative current is injected on adjacent pins. 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order) . |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |