STM32F100RC datasheet(20/106 Pages) STMICROELECTRONICS

20 / 106 page

Description

STM32F100xC, STM32F100xD, STM32F100xE

20/106

DocID15081 Rev 10

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It

can be used as a watchdog to reset the device when a problem occurs. It is clocked from

the main clock. It has an early warning interrupt capability and the counter can be frozen in

debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It

features:

•

A 24-bit down counter

•

Autoreload capability

•

Maskable system interrupt generation when the counter reaches 0.

•

Programmable clock source

2.2.18

I²C bus

The I²C bus interface can operate in multimaster and slave modes. It can support standard

and fast modes.

It supports dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode.

A hardware CRC generation/verification is embedded.

The interface can be served by DMA and it supports SM Bus 2.0/PM Bus.

2.2.19

Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F100xx value line embeds three universal synchronous/asynchronous receiver

transmitters (USART1, USART2 and USART3).

The available USART interfaces communicate at up to 3 Mbit/s. They provide hardware

management of the CTS and RTS signals, they support IrDA SIR ENDEC, the

multiprocessor communication mode, the single-wire half-duplex communication mode and

have LIN Master/Slave capability.

The USART interfaces can be served by the DMA controller.

2.2.20

Universal asynchronous receiver transmitter (UART)

The STM32F100xx value line embeds 2 universal asynchronous receiver transmitters

(UART4, and UART5).

The available UART interfaces support IrDA SIR ENDEC, the multiprocessor

communication mode, the single-wire half-duplex communication mode and have LIN

Master/Slave capability.

The UART interfaces can be served by the DMA controller.

2.2.21

Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 12 Mbit/s in slave and master modes in full-

duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode

frequencies and the frame is configurable to 8 bits or 16 bits.

The SPIs can be served by the DMA controller.

STM32F100RC 数据表(PDF) 20 Page - STMicroelectronics

STM32F100RC 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载