数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F100RC 数据表(PDF) 89 Page - STMicroelectronics

部件名 STM32F100RC
功能描述  Clock, reset and supply management
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F100RC 数据表(HTML) 89 Page - STMicroelectronics

Back Button STM32F100RC Datasheet HTML 85Page - STMicroelectronics STM32F100RC Datasheet HTML 86Page - STMicroelectronics STM32F100RC Datasheet HTML 87Page - STMicroelectronics STM32F100RC Datasheet HTML 88Page - STMicroelectronics STM32F100RC Datasheet HTML 89Page - STMicroelectronics STM32F100RC Datasheet HTML 90Page - STMicroelectronics STM32F100RC Datasheet HTML 91Page - STMicroelectronics STM32F100RC Datasheet HTML 92Page - STMicroelectronics STM32F100RC Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 106 page
background image
DocID15081 Rev 10
89/106
STM32F100xC, STM32F100xD, STM32F100xE
Electrical characteristics
105
Figure 37. 12-bit buffered /non-buffered DAC
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external
loads directly without the use of an external operational amplifier. The buffer can be bypassed by
configuring the BOFFx bit in the DAC_CR register.
Offset(1)
Offset error
(difference between measured value
at Code (0x800) and the ideal value =
VREF+/2)
--
±10
mV
Given for the DAC in 12-bit
configuration
--
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
--
±12
LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(1)
Gain error
-
-
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLING(1)
Settling time (full scale: for a 10-bit
input code transition between the
lowest and the highest input codes
when DAC_OUT reaches final value
±1LSB
-3
4
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
Update
rate(1)
Max frequency for a correct
DAC_OUT change when small
variation in the input code (from code i
to i+1LSB)
--
1
MS/s CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
tWAKEUP(1)
Wakeup time from off state (Setting
the ENx bit in the DAC Control
register)
-
6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio (to VDDA)
(static DC measurement
-
–67
–40
dB
No RLOAD, CLOAD = 50 pF
1. Preliminary values.
2. Quiescent mode refer to the state of the DAC keeping steady value on the output, so no dynamic consumption is involved.
Table 55. DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max(1) Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com