MB96F348CWCPMC-GSE2 datasheet(55/109 Pages) CYPRESS

55 / 109 page

MB96340 Series

Document Number: 002-04579 Rev. *A

Page 55 of 109

13. Handling Devices

Special care is required for the following when handling the device:

■ Latch-up prevention

■ Unused pins handling

■ External clock usage

■ Unused sub clock signal

■ Notes on PLL clock mode operation

■ Power supply pins (VCC/VSS)

■ Crystal oscillator circuit

■ Turn on sequence of power supply to A/D converter and analog inputs

■ Pin handling when not using the A/D converter

■ Notes on energization

■ Stabilization of power supply voltage

■ Serial communication

■ Handling of Data Flash

13.1

Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

■ A voltage higher than VCC or lower than VSS is applied to an input or output pin.

■ A voltage higher than the rated voltage is applied between VCC pins and VSS pins.

■ The AVCC power supply is applied before the VCC voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVCC, AVRH) exceed the digital power-supply

voltage.

13.2

Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device.

They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k

.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or

external pull-up/pull-down resistor as described above.

13.3

External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for

detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

MB96F348CWCPMC-GSE2 数据表(PDF) 55 Page - Cypress Semiconductor

MB96F348CWCPMC-GSE2 数据表(HTML) 55 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载