数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MB96F348CWCPMC-GSE2 数据表(PDF) 85 Page - Cypress Semiconductor

部件名 MB96F348CWCPMC-GSE2
功能描述  8-byte instruction execution queue
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

MB96F348CWCPMC-GSE2 数据表(HTML) 85 Page - Cypress Semiconductor

Back Button MB96F348CWCPMC-GSE2 Datasheet HTML 81Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 82Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 83Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 84Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 85Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 86Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 87Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 88Page - Cypress Semiconductor MB96F348CWCPMC-GSE2 Datasheet HTML 89Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 109 page
background image
MB96340 Series
Document Number: 002-04579 Rev. *A
Page 85 of 109
14.4.12
USART timing
WARNING: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing
described in the different tables must then be increased by 10ns.
Notes:
AC characteristic in CLK synchronized mode.
CL is the load capacity value of pins when testing.
Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These
parameters are shown in “MB96300 Super series HARDWARE MANUAL”.
tCLKP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns
[1]: Parameter N depends on tSCYCI and can be calculated as follows:
if tSCYCI = 2*k*tCLKP1, then N = k, where k is an integer > 2
if tSCYCI = (2*k+1)*tCLKP1, then N = k+1, where k is an integer > 1
Examples:
(TA = -40°C to 125°C, VCC = 3.0V to 5.5V, VSS = AVSS = 0V, IOdrive = 5mA, CL = 50pF)
Parameter
Symbol
Pin
Condition
VCC = AVCC= 4.5V to 5.5V VCC = AVCC= 3.0V to 4.5V
Unit
Min
Max
Min
Max
Serial clock cycle time
tSCYCI
SCKn
Internal Shift
Clock Mode
4 tCLKP1
-4 tCLKP1
-ns
SCK ↓→ SOT delay time
tSLOVI
SCKn,
SOTn
-20
20
-30
30
ns
SOT → SCK ↑ delay time
tOVSHI
SCKn,
SOTn
N*tCLKP1 - 20 [1]
-N*tCLKP1 - 30 [1]
-ns
Valid SIN → SCK ↑
tIVSHI
SCKn,
SINn
tCLKP1 + 45
-
tCLKP1 + 55
-
ns
SCK ↑→ Valid SIN hold time
tSHIXI
SCKn,
SINn
0-0
-
ns
Serial clock “L” pulse width
tSLSHE
SCKn
External Shift
Clock Mode
tCLKP1 + 10
-
tCLKP1 + 10
-
ns
Serial clock “H” pulse width
tSHSLE
SCKn
tCLKP1 + 10
-
tCLKP1 + 10
-
ns
SCK ↓→ SOT delay time
tSLOVE
SCKn,
SOTn
-2 tCLKP1 + 45
-
2 tCLKP1 + 55
ns
Valid SIN → SCK ↑
tIVSHE
SCKn,
SINn
tCLKP1/2 + 10
-
tCLKP1/2 + 10
-
ns
SCK ↑→ Valid SIN hold time
tSHIXE
SCKn,
SINn
tCLKP1 + 10
-
tCLKP1 + 10
-
ns
SCK fall time
tFE
SCKn
-
20
-
20
ns
SCK rise time
tRE
SCKn
-
20
-
20
ns
tSCYCI
N
4*tCLKP1
2
5*tCLKP1,
3
7*tCLKP1,
4
...
...



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com