数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5220-DS02-R 数据表(PDF) 30 Page - Broadcom Corporation.

部件名 5220-DS02-R
功能描述  10/100BASE-TX/FX Mini Transceiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5220-DS02-R 数据表(HTML) 30 Page - Broadcom Corporation.

Back Button 5220-DS02-R Datasheet HTML 26Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 27Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 28Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 29Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 30Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 31Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 32Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 33Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 34Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 90 page
background image
BCM5220
Preliminary Data Sheet
04/20/04
Broa d c om Co rp o r a t i o n
Page 18
Media Independent Interface (MII) Management Interface: Register Programming
Document
5220-DS04-405-R
Sec t i on 5: Re gi st er Su mm a r y
MEDIA INDEPENDENT INTERFACE (MII) MANAGEMENT INTERFACE:
REGISTER PROGRAMMING
The BCM5220 fully complies with the IEEE 802.3u Media Independent Interface (MII) specification. The MII management
interface registers are serially written to and read from using the MDIO and MDC pins. A single clock waveform must be
provided to the BCM5220 at a rate of 0–25MHz through the MDC pin. The serial data is communicated on the MDIO pin.
Every MDIO bit must have the same period as the MDC clock. The MDIO bits are latched on the rising edge of the MDC
clock.
See Table 6 for the fields in every MII instruction’s read or write packet frame.
Preamble (PRE)
32 consecutive 1 bits must be sent through the MDIO pin to the BCM5220 to signal the beginning of an MII instruction. Fewer
than 32 1 bits causes the remainder of the instruction to be ignored, unless the Preamble Suppression mode is enabled
(register 01, bit 6).
Start of Frame (ST)
A 01 pattern indicates that the start of the instruction follows.
Operation Code (OP)
A read instruction is indicated by 10, while a write instruction is indicated by 01.
PHY Address (PHYAD)
A 5-bit PHY address follows next, with the MSB transmitted first. The PHY address allows a single MDIO bus to access
multiple transceivers. The BCM5220 supports the full 32-PHY address space.
Register Address (REGAD)
A 5-bit register address follows, with the MSB transmitted first. The register map of the BCM5220, containing register
addresses and bit definitions, are provided on the following pages.
Table 6: MII Management Frame Format
Operation
PRE
ST
OP
PHYAD
REGAD
TA
DATA
Idle
Direction
READ
1 ... 1
01
10
AAAAA
RRRRR
ZZ
Z0
Z ... Z
D ... D
Z
Z
Driven to BCM5220
Driven by BCM5220
WRITE
1 ... 1
01
01
AAAAA
RRRRR
10
D ... D
Z
Driven to BCM5220



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com