数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5220-DS02-R 数据表(PDF) 81 Page - Broadcom Corporation.

部件名 5220-DS02-R
功能描述  10/100BASE-TX/FX Mini Transceiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5220-DS02-R 数据表(HTML) 81 Page - Broadcom Corporation.

Back Button 5220-DS02-R Datasheet HTML 77Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 78Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 79Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 80Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 81Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 82Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 83Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 84Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 85Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 90 page
background image
Preliminary Data Sheet
BCM5220
04/20/04
Broa d c om Co rp o r a t i o n
Document
5220-DS04-405-R
Auxiliary Status 4 Register (Shadow Register)
Page 69
RMII transmit timing parameters are described in Table 50 and Figure 16 illustrates the RMII management transmit timing.
Figure 16: RMII Transmit Packet Timing
RMII receive timing parameters are described in Table 51 and Figure 17 illustrates the RMII management receive timing.
Table 50: RMII Transmit Timing
Parameter
Symbol
Min
Typ
Max
Unit
REF_CLK Cycle Time
20
ns
TXEN, TXER, TXD[1:0] Setup Time to
REF_CLK rising
TXEN_SETUP
4
ns
TXEN, TXER, TXD[1:0] Hold Time from
REF_CLK rising
TXEN_HOLD
2
ns
Notes:
1. TXD[1:0] provides valid data for each REF_CLK period while TX_EN is asserted.
2. As the REF_CLK frequency is 10 times the data rate in 10Mbps mode, the value on TXD[1:0] is valid so that TXD[1:0]
can be sampled every 10th cycle, regardless of the starting cycle within the group, and yield the correct frame data.
Table 51: RMII Receive Timing
Parameter
Symbol
Min
Typ
Max
Unit
REF_CLK Cycle Time
20
ns
RXD[1:0], RXER, CRS_DV Output delay from
REF_CLK Rising
216
ns
Notes:
1. As the REF_CLK frequency is 10 times the data rate in 10-Mbps mode, the value on RXD[1:0] is valid so that RXD[1:0]
can be sampled every 10th cycle, regardless of the starting cycle within the group, and yield the correct frame data.
2. The receiver accounts for differences between the local REF_CLK and the recovered clock through use of sufficient
elasticity buffering.
3. The output delay is with a load of 25 PF, which accommodates a PCB trace length of over 12 inches.
0
0
0
0
0
0
0
0
TXD[1]
TXD[0]
TX_EN
REF_CLK
1
1
1
1
1
11
11
11
11
1
X
X
X
X
XX
X
X
X
X
X
X
00
00
00
00
Preamble
Data
SFD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com