数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5220-DS02-R 数据表(PDF) 59 Page - Broadcom Corporation.

部件名 5220-DS02-R
功能描述  10/100BASE-TX/FX Mini Transceiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5220-DS02-R 数据表(HTML) 59 Page - Broadcom Corporation.

Back Button 5220-DS02-R Datasheet HTML 55Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 56Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 57Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 58Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 59Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 60Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 61Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 62Page - Broadcom Corporation. 5220-DS02-R Datasheet HTML 63Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 90 page
background image
Preliminary Data Sheet
BCM5220
04/20/04
Broa d c om Co rp o r a t i o n
Document
5220-DS04-405-R
Auxiliary Mode 2 Register
Page 47
Interrupt Mask
Master Interrupt Mask. When this bit is set, no interrupts will be generated, regardless of the state of the other MASK bits.
FDX Change
A 1 indicates a change of Duplex status since last register read. Register read clears the bit.
SPD Change
A 1 indicates a change of Speed status since last register read. Register read clears the bit.
Link Change
A 1 indicates a change of Link status since last register read. Register read clears the bit.
Interrupt Status
Represents status of the INTR# pin. A 1 indicates that the interrupt mask is off and that one or more of the change bits are
set. Register read clears the bit.
AUXILIARY MODE 2 REGISTER
10BASE-T Dribble Bit Correct
When enabled, the PHY rounds down to the nearest nibble when dribble bits are present on the 10BASE-T input stream.
Table 26: Auxiliary Mode 2 Register (Address 27d, 1Bh)
BIt
Name
R/W
Description
Default
15:12
Reserveda
RO
Ignore when read
0
11
10BASE-T Dribble Bit Correct
R/W
1 = Enable, 0 = Disable
0
10
Token Ring Mode
R/W
1 = Enable, 0 = Disable
0
9
HSTR FIFO Enable
R/W
1 = Enable, 0 = Disable
0
8
Reserveda
RO
Ignore when read
0
7
Block 10BT Echo Mode
R/W
1 = Enable, 0 = Disable
1
6
Traffic Meter LED Mode
R/W
1 = Enable, 0 = Disable
0
5
Activity LED Force On
R/W
1 = ON, 0 = Normal operation
0
4
Reserveda
R/W
Ignore when read
1
3
Reserveda
R/W
Write as 1, Ignore when read
1
2
Activity/Link LED Mode
R/W
1 = Enable, 0 = Disable
0
1
Qual Parallel Detect Mode
R/W
1 = Enable, 0 = Disable
1
0
Reserveda
a. Preserve existing values of reserved bits by completing a “Read/Modify Write.”
RO
Ignore when read
0
Notes: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after
read operation. Use default values of reserved bit(s) when writing to reserved bit(s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com