ADM1266ACPZ-R7 datasheet(17/62 Pages) AD

17 / 62 page

Data Sheet

ADM1266

Rev. A | Page 17 of 62

The internal pull-down resistor can be overdriven with an external

pull-up resistor of suitable value tied from the PDIOx pin to the

required pull-up voltage. The 20 kΩ resistor must be accounted

for when calculating a suitable value. For example, if PDIOx

must be pulled up to 3.3 V, and 5 V is available as an external

supply, the pull-up resistor (RUP) value is given by

3.3 V = 5 V × 20 kΩ/(RUP + 20 kΩ)

Therefore, RUP = (100 kΩ − 66 kΩ)/3.3 V = 10 kΩ.

PDIOx as Inputs

The PDIOx pins can be configured as inputs to trigger the

sequence engine and cause events in the state machine. The

PDIOx pins can also be used as inputs to the logic block. They

have a dedicated glitch filter that filters out any transient noises

on the signals. The glitch filter can be programmed to values

from 500 ns to 100 μs.

Additionally, these pins can be configured as inputs and outputs

at the same time, which is particularly useful for multiple

devices monitoring and controlling the same signal.

GENERAL-PURPOSE INPUT/OUTPUTS

There are nine dedicated pins that serve as GPIOs. Each pin can

be configured as an input, an output, or both. The GPIOs have

no internal glitch filter. The default start-up condition of the

GPIOs is high impedance.

Ω

AVDD_CAP (3.3V)

GPIOx

INPUT

OUTPUT

CONFIG

3.3V

INPUT

CONFIG

Figure 11. GPIOs

In input only mode, the GPIOs can be used to trigger an action

in the sequence engine, or as inputs to logic block.

In output only mode, the GPIO pins can be configured in a

push/pull configuration or as an open drain with an external

pull-up resistor. In push/pull mode, the GPIOs are internally

pulled up to 3.3 V. When using a GPIOx pin in a push/pull

configuration, a 20 kΩ resistor in series is recommended to

limit the current drawn from the GPIOx pin. In open-drain

configuration, the GPIOs are pulled up using an external

resistor up to 3.3 V. The output status of the GPIOs can be

driven from the sequence engine or logic block.

The GPIOs in output mode can be used as a power-good or

fault signal.

In input/output mode, the GPIOs can only be configured in

open-drain configuration with an external pull-up resistor. In

this mode, multiple GPIOs across several devices are OR’ed

together to create a signal.

When disabled, the GPIOx pin is high impedance.

The GPIOs are configured using the GPIO_CONFIGURATION

command (Register 0xE1).

ADM1266ACPZ-R7 数据表(PDF) 17 Page - Analog Devices

ADM1266ACPZ-R7 数据表(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载