| 数据搜索系统,热门电子元器件搜索 |
|
WM8802SCFV 数据表(PDF) 35 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8802SCFV 数据表(HTML) 35 Page - Wolfson Microelectronics plc |
|
35 / 65 page ![]() Product Preview WM8802 w PP Rev 1.1 April 2004 35 USER DATA INPUT (UI) User data can be input from RX6/UI by switching the RX6/UI input contents using UISEL. The user data write timing is shown below. TLRCK TBCK UI U U U U U Internal latch signal Figure 28 User Data Input Timing MODULATED OUTPUT OF SDIN INPUT DATA SDIN input data is modulated and can be output from TXO and RXOUT. The setting to modulate SDIN input data is set using TDTSEL. A clock should be input to synchronize SDIN to TMCK, TBCK and TLRCK. Match the SDIN input data format to the setting used during modulation processing. MONAURAL OUTPUT It is possible to output the data of only one input data channel at the input rate of fs/2 with TXMOD[0:1]. This operation maintains the bi-phase modulation regularity but there is no correlation between the data and preambles. Channel status write is synchronized with the output rate. The validity flag and user data are written in frame units. Input the same data to the L and R channels. TLRCK TDATA TXO [1] L2 L3 L4 L1 L0 TXO [2] R2 R3 R4 R1 R0 L1 R1 L2 R2 L3 R3 L4 R4 L5 R5 R0 M W M W M W M W M M Ln Rn Figure 29 Modulation of Data of Single Channel |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |