WM8802SCFV datasheet(15/65 Pages) WOLFSON

15 / 65 page

Product Preview

WM8802

PP Rev 1.1 April 2004

The oscillation amplifier can be stopped if it is unnecessary. When operation is resumed it is

recommended to return to the normal operation after an interval of 10ms or longer to allow the

resonator oscillation to stabilise.

XMCK outputs the XIN clock. The XMCK output settings are performed with XMSEL[0:1]. The XIN

clock can be set to 1/1, 1/2 or muted output.

No clock is needed for XIN when only using the modulation function. In this case, the built-in

oscillation amplifier and frequency divider are used for RMCK, RBCK, and RLRCK clock generation.

Input the crystal resonator frequency across XIN and XOUT (if using only the oscillation amplifier) or

an external clock to XIN. The potential of digital data input pins RX0 to RX6 should be fixed. The DIR

function is stopped using RXOPR and PLLOPR and should not be set at this time. The output clock

may also be muted.

MASTER CLOCK AND CLOCK SOURCE SWITCHING

The RMCK, RBCK, and RLRCK, and the SBCK and SLRCK (see below) clock sources can be

selected from the following three master clocks.

(1)

PLL source

(256fs or 512fs)

(2)

XIN source

(12.288MHz or 24.576MHz)

(3)

TMCK source

(256fs)

Clock source switching can be done in one of two ways, either by setting the R system and the S

system on an interconnected basis or fixing the S system to the XIN source and setting only the R

system. This setting is performed using SELMTD, OCKSEL and RCKSEL.

The clock source is automatically switched between PLL clock and XIN clock by locking/unlocking

the PLL. The continuity of the clock is maintained at this time. However, if switching the clock source

with SELMTD, the continuity of the S system is not maintained.

The clock source can be switched to XIN using OCKSEL and RCKSEL, regardless of the PLL status.

The clock source switch command and clock output of the R and S systems are shown below.

SELMTD

R SYSTEM OUTPUT CLOCK

S SYSTEM OUTPUT CLOCK

According to OCKSEL

According to RCKSEL

Fixed to XIN source

Table 7 Correspondence between Clock Source Switch Commands and Clock Output Pins

R SYSTEM CLOCK

SOURCE

S SYSTEM CLOCK

SOURCE

SELMTD

OCKSEL

RCKSEL

Locked

Unlocked

Locked

Unlocked

PLL

XIN

PLL

XIN

PLL

XIN

Table 8 Relationship between Clock Source Switch Commands and

Clock Sources when PLL Locked/Unlocked

The TMCK source is selected using EXSYNC. This setting results in the same operation as when

256fs is set with the PLL source (i.e. PLLSEL set to 256fs).

The various clocks are output with the TMCK source as the master clock and the PLL clock status is

output if data synchronised with TMCK is input. The XIN source is switched with OCKSEL and

RCKSEL. When the TMCK source is not supplied or the input data is not synchronized, the source is

switched to the XIN source; this is similar to the PLL source unlocked status.

The PLL status can always be monitored with RERR even after the XIN source is switched. The

processed information can also be read with the micro-controller interface regardless of the PLL

status.

WM8802SCFV 数据表(PDF) 15 Page - Wolfson Microelectronics plc

WM8802SCFV 数据表(HTML) 15 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载