| 数据搜索系统,热门电子元器件搜索 |
|
WM8802SCFV 数据表(PDF) 23 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8802SCFV 数据表(HTML) 23 Page - Wolfson Microelectronics plc |
|
23 / 65 page ![]() Product Preview WM8802 w PP Rev 1.1 April 2004 23 SERIAL AUDIO DATA INPUT/OUTPUT OUTPUT DATA FORMAT (RDATA) The output format is set with OFSEL[0:2]. I 2S is the initial output format setting. Right Justified outputs are only valid in master mode. Output data is output in synchronization with the RLRCK edge immediately after the RERR output becomes Low. LEFT CHANNEL RIGHT CHANNEL RLRCK (0) RBCK (0) RDATA (0) 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB 1 BCLK 1 BCLK 16 to 24 bits 16 to 24 bits Figure 12 Data Output Timing – I2S LEFT CHANNEL RIGHT CHANNEL RLRCK (0) RBCK (0) RDATA (0) 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB 16 to 24 bits 16 to 24 bits Figure 13 Data Output Timing – Left Justified |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |