| 数据搜索系统,热门电子元器件搜索 |
|
WM8802SCFV 数据表(PDF) 8 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8802SCFV 数据表(HTML) 8 Page - Wolfson Microelectronics plc |
|
8 / 65 page ![]() WM8802 Product Preview w PP Rev 1.1 April 2004 8 AC CHARACTERISTICS Test Conditions AC Characteristics at Ta = 25 oC, AVDD = DVDD = 3.3V, AGND = DGND = 0V PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT RX0 TO RX6 sampling frequency fRFS 28 − 195 kHz XIN clock frequency fXF1 1 8 12.288 19 MHz XIN clock frequency fXF2 2 20 24.576 30 MHz RMCK clock frequency fRCK 4 − 100 MHz RMCK clock jitter tj − 200 − ps RMCK, RBCK delay tMBO − − 10 ns RBCK, RDATA delay tBDO − − 10 ns RMCK, SBC delay tMBO 3 − − 10 ns SMCK, RDATA delay tBDO 4 − − 10 ns TMCK input pulse width tWMI 10 − − ns TBCK input pulse width tWBI 40 − − ns TLRCK sampling frequency fTFS 28 − 195 kHz TBCK, TDATA setup tDSI − 20 − ns TBCK, TDATA hold tDHI − 20 − ns TMCK, TBCK delay tMBI − − 10 ns TBCK, TDATA delay tBDI − − 10 ns Notes: 1. XINSEL = "0" setting, 12.288MHz must be set when calculating input sampling frequency 2. XINSEL = "1" setting, 24.576MHz must be set when calculating input sampling frequency 3. When RMCK and SBCK source clocks are the same 4. When SBCK is the PLL source clock RBCK(O) RDATA(O) RLRCK(O) tWBI tBDO tWBI TBCK(I) TDATA(I) TLRCK(I) tDSI tDHI tBDI RMCK(O) TMCK (I) tMBO tMBI tWMI tWMI Figure 1 AC Characteristics |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |