 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LSM6DSR 数据表(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DSR 数据表(HTML) 27 Page - STMicroelectronics |
|
|
27 / 168 page  6 Functionality 6.1 Operating modes In the LSM6DSR, the accelerometer and the gyroscope can be turned on/off independently of each other and are allowed to have different ODRs and power modes. The LSM6DSR has three operating modes available: • only accelerometer active and gyroscope in power-down or sleep mode • only gyroscope active and accelerometer in power-down • both accelerometer and gyroscope sensors active with independent ODR The accelerometer is activated from power-down by writing ODR_XL[3:0] in CTRL1_XL (10h) while the gyroscope is activated from power-down by writing ODR_G[3:0] in CTRL2_G (11h). For combo-mode the ODRs are totally independent. 6.2 Gyroscope power modes In the LSM6DSR, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G_HM_MODE bit in CTRL7_G (16h). If G_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz). To enable the low-power and normal mode, the G_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz. 6.3 Accelerometer power modes In the LSM6DSR, the accelerometer can be configured in four different operating modes: power-down, low- power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL_HM_MODE bit in CTRL6_C (15h). If XL_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz). To enable the low-power and normal mode, the XL_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (1.6, 12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz. 6.4 Block diagram of filters Figure 15. Block diagram of filters ADC1 ADC2 Low Pass UI Gyro Low Pass OIS Gyro Low Pass OIS XL Regs array, FIFO interface Interrupt mng Auxiliary SPI Voltage and current references Trimming circuit and Test interface Clock and phase generator Power management FTP CS SCL/SPC SDA/SDI/SDO SDO/SA0 CS SPC_Aux SDI_Aux SDO_Aux INT1 INT2 M E M S S E N S O R Low Pass UI XL Gyro UI/OIS front-end XL UI/OIS front-end Temperature sensor Regs array Interrupt mng I2C/ /SPI MIPI I3CSM LSM6DSR Functionality DS11976 - Rev 2 page 27/168 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
