数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XIO2000AI 数据表(PDF) 28 Page - Texas Instruments

部件名 XIO2000AI
功能描述  XIO2000A/XIO2000AI PCI Express to PCI Bus Translation Bridge
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

XIO2000AI 数据表(HTML) 28 Page - Texas Instruments

Back Button XIO2000AI Datasheet HTML 24Page - Texas Instruments XIO2000AI Datasheet HTML 25Page - Texas Instruments XIO2000AI Datasheet HTML 26Page - Texas Instruments XIO2000AI Datasheet HTML 27Page - Texas Instruments XIO2000AI Datasheet HTML 28Page - Texas Instruments XIO2000AI Datasheet HTML 29Page - Texas Instruments XIO2000AI Datasheet HTML 30Page - Texas Instruments XIO2000AI Datasheet HTML 31Page - Texas Instruments XIO2000AI Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 165 page
background image
Introduction
19
April 2007 Revised October 2008
SCPS155C
Table 2−9. Clock Terminals
SIGNAL
GZZ/ZZZ
BALL #
ZHC
BALL #
ZHH
BALL #
I/O
TYPE
CELL
TYPE
CLAMP
RAIL
EXTERNAL
PARTS
DESCRIPTION
REFCLK_SEL
A16
D11
A14
I
LV
CMOS
VDD_33
Pullup or
pulldown
resistor
Reference clock select. This
terminal selects the reference
clock input.
0 = 100-MHz differential
common reference clock
used.
1 = 125-MHz single-ended,
reference clock used.
REFCLK+
C17
C14
C13
DI
HS
DIFF
IN
VDD_33
Reference clock. REFCLK+ and
REFCLK− comprise the
differential input pair for the
100-MHz system reference
clock. For a single-ended,
125-MHz system reference
clock, use the REFCLK+ input.
REFCLK−
C16
B14
C14
DI
HS
DIFF
IN
VDD_33
Capacitor to
VSS for
single-ended
mode
Reference clock. REFCLK+ and
REFCLK− comprise the
differential input pair for the
100-MHz system reference
clock. For a single-ended,
125-MHz system reference
clock, attach a capacitor from
REFCLK− to VSS.
CLK
P03
L03
L03
I
PCI
Bus
VCCP
PCI clock input. This is the clock
input to the PCI bus core.
CLKOUT0
CLKOUT1
CLKOUT2
CLKOUT3
CLKOUT4
CLKOUT5
CLKOUT6
C08
B09
B10
A11
A12
A13
B14
D07
A08
A09
D09
A11
C10
C11
D07
B08
A09
D10
B10
B11
A13
O
PCI
Bus
VCCP
PCI clock outputs. These clock
outputs are used to clock the
PCI bus. If the bridge PCI bus
clock outputs are used, then
CLKOUT6 must be connected to
the CLK input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com