XIO2000AI datasheet(52/165 Pages) TI

52 / 165 page

Feature/Protocol Descriptions

April 2007 Revised October 2008

SCPS155C

SDA

SCL

Start

Condition

Stop

Condition

Change of

Data Allowed

Data Line Stable,

Data Valid

Figure 3−15. Serial-Bus Start/Stop Conditions and Bit Transfers

Data is transferred serially in 8-bit bytes. During a data transfer operation, the exact number of bytes that are

transmitted is unlimited. However, each byte must be followed by an acknowledge bit to continue the data

transfer operation. An acknowledge (ACK) is indicated by the data byte receiver pulling the SDA signal low,

so that it remains low during the high state of the SCL signal. Figure 3−16 illustrates the acknowledge protocol.

SCL From

Master

123

SDA Output

By Transmitter

SDA Output

By Receiver

Figure 3−16. Serial-Bus Protocol Acknowledge

The bridge performs three basic serial-bus operations: single byte reads, single byte writes, and multibyte

reads. The single byte operations occur under software control. The multibyte read operations are performed

by the serial EEPROM initialization circuitry immediately after a PCI Express reset. See Section 3.10.3,

Serial-Bus EEPROM Application, for details on how the bridge automatically loads the subsystem

identification and other register defaults from the serial-bus EEPROM.

Figure 3−17 illustrates a single byte write. The bridge issues a start condition and sends the 7-bit slave device

address and the R/W command bit is equal to 0b. A 0b in the R/W command bit indicates that the data transfer

is a write. The slave device acknowledges if it recognizes the slave address. If no acknowledgment is received

by the bridge, then bit 1 (SB_ERR) is set in the serial-bus control and status register (PCI offset B3h, see

Section 4.58). Next, the EEPROM word address is sent by the bridge, and another slave acknowledgment

is expected. Then the bridge delivers the data byte MSB first and expects a final acknowledgment before

issuing the stop condition.

Sb6

b3 b2 b1 b0

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

S/P = Start/Stop Condition

A = Slave Acknowledgement

b7 b6

b3 b2 b1 b0

Data Byte

Figure 3−17. Serial-Bus Protocol—Byte Write

XIO2000AI 数据表(PDF) 52 Page - Texas Instruments

XIO2000AI 数据表(HTML) 52 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载