| 数据搜索系统,热门电子元器件搜索 |
|
XIO2000AI 数据表(PDF) 97 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2000AI 数据表(HTML) 97 Page - Texas Instruments |
|
97 / 165 page ![]() Classic PCI Configuration Space 88 April 2007 Revised October 2008 SCPS155C 4.68 Clock Run Status Register The clock run status register indicates the state of the PCI clock-run features in the bridge. See Table 4−42 for a complete description of the register contents. PCI register offset: DAh Register type: Read-only Default value: 00h BIT NUMBER 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 Table 4−42. Clock Run Status Register Description BIT FIELD NAME ACCESS DESCRIPTION 7:1 RSVD R Reserved. Returns 000 0000b when read. 0† SEC_CLK_STATUS RU Secondary clock status. This bit indicates the status of the PCI bus secondary clock outputs. 0 = Secondary clock running 1 = Secondary clock stopped † This bit is reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |