VG6640 datasheet(61/126 Pages) STMICROELECTRONICS

61 / 126 page

DocID023597 Rev 11

61/126

VG6640, VD6640

Control interface

125

4.2.14

Output interface control registers [0x249B - 0x24A3]

Table 27. Output interface control registers [0x249B - 0x24A3]

Index

Byte

Data

type

Default

Type

Comment

0x249B

SlcTrailerControl

8UI

0x00

[1:0] - Stat source:

0 = Short expo pipe

1 = Medium expo pipe

2 = Longx1 expo pipe

3 = Longx4 expo pipe

0x249C

SmiaOutIF_Control

8UI

0x01

[2] - CSI2 DataClip enable:

0 = Data unclipped

1 = Data clipped to 16 min

[1] - CSI2 ULPS mode enable:

0 = ULPS disabled

1 = ULPS enable

[0] - UIx4AutoEnable:

0 = Manual UIx4 value control

1 = Automatic UIx4 value control

0x24A2

ParOutIF_Drive

8UI

0x02

[1:0] - PinDriveStrength:

1 = All signals low drive strength

except PIXCLK and GPIO.

2 = All signals normal drive strength

0x24A3

ParOutIF_Control

8UI

0x04

[7] - SyncCodeProtect:

0 = Raw data

1 = Data sync code protected

[6] - InvertPixelClock:

1 = Invert pixel clock

[5] - InterframeClockGating:

0 = Interframe clock gated

[4] - InterlineClockGating

0 = Interline clock gated

[3] - BlankLineClockGating

0 = Blank line clock gated

[2] - GatingControl:

0 = Gating control enabled

1 = Free running clock (default)

[1] - VSyncPolarity:

1 = VSync active low

[0] - HSyncPolarity

1 = HSync active low

NOTE - use of some clock gating

combinations may mean the PIXCLK

is not active during the period the

HSYNC and VSYNC signals are

valid.

VG6640 数据表(PDF) 61 Page - STMicroelectronics

VG6640 数据表(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载