数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VG6640 数据表(PDF) 92 Page - STMicroelectronics

部件名 VG6640
功能描述  Automotive 1.3 megapixel high-dynamic range image sensor
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

VG6640 数据表(HTML) 92 Page - STMicroelectronics

Back Button VG6640 Datasheet HTML 88Page - STMicroelectronics VG6640 Datasheet HTML 89Page - STMicroelectronics VG6640 Datasheet HTML 90Page - STMicroelectronics VG6640 Datasheet HTML 91Page - STMicroelectronics VG6640 Datasheet HTML 92Page - STMicroelectronics VG6640 Datasheet HTML 93Page - STMicroelectronics VG6640 Datasheet HTML 94Page - STMicroelectronics VG6640 Datasheet HTML 95Page - STMicroelectronics VG6640 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 126 page
background image
Electrical characteristics
VG6640, VD6640
92/126
DocID023597 Rev 11
9.9
I2C interface - SDA, SCL
Table 51. I2C interface - signal characteristics
Symbol
C
Parameter
Minimum
Typical
Maximum
Unit
VSL
T
Low level input voltage (SDA,
SCL)
-0.5
0.5
V
VSH
T
High level input voltage (SDA,
SCL)
1.3
2.3
V
CO
T
Capacitive load on SCL or SDA
550
pF
ISL
P
Input leakage current(1) (SDA,
SCL)
1. For 0.1 x VDIG ≤VSL ≤0.9 x VDIG
-10
10
µA
ISDAF
D
SDA output sink current (Fast
mode)
4mA
ISDAFP
D
SDA output sink current (Fast+
mode)
20
mA
VOL
T
SDA output voltage low level
(Fast+ mode, 20mA,
VDIG=1.8V)
0.4
V
VOL
T
SDA output voltage low level
(Fast+ mode, 20mA,
VDIG=2.8V)
0.4
V
Table 52. I2C interface - timing characteristics
Symbol
C
Parameter
Minimum
Typical
Maximum
Unit
tSCL
T
SCL clock frequency
1000(1)
1. To achieve the maximum 1MHz SCL rate on a bus with worst case capacitance it is required that the
EXTCLK_XTAL1 input is driven with a clock of at least 19MHz frequency.
kHz
tLOW
T
Clock pulse width low
0.5
µs
tHIGH
T
Clock pulse width high
0.26
µs
tSP
T
Pulse width of spikes which are
suppressed by the input filter
050
ns
tBUF
T
Bus free time between
transmissions
0.5
µs
tHD.STA
T
Start hold time
0.26
µs
tSU.STA
T
Start set-up time
0.26
µs
tSU.DAT
T
Data in set-up time
50
ns
tHD.DAT
T
Data in hold time
16
ns
tVD.DAT
T
Data out valid time
0.45
µs
tR
T
SCL/SDA rise time
120
ns
tF
T
SCL/SDA fall time
120
ns
tSU.STO
Stop set-up time
0.26
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com