| 数据搜索系统,热门电子元器件搜索 |
|
VG6640 数据表(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VG6640 数据表(HTML) 91 Page - STMicroelectronics |
|
91 / 126 page ![]() DocID023597 Rev 11 91/126 VG6640, VD6640 Electrical characteristics 125 9.6 Reset input The RESET input signal has the following characteristics. 9.7 Digital inputs The digital input signals include XSHUTDOWN, RESET_N, EXTCLK_EN, FSYNC_IN, GPIO, JTAG_TMS, JTAG_TCK, JTAG_TDI 9.8 Digital outputs The digital output signals include FSYNC_OUT, ECC_OUT, JTAG_TDO and GPIO Table 48. RESET input - timing characteristics Symbol C Parameter Minimum Maximu m Unit tRL C RESET low time (EXTCLK_XTAL1 clock periods) 4 clock periods Table 49. Digital input - signal characteristics Symbol C Parameter Minimum Maximum Unit VIL C Low level input voltage -0.5 0.5 V VIH C High level input voltage 1.3 2.3 V IIL P Input leakage current(1) 1. For VGND ≤VI ≤VDIG 10 µA Table 50. Digital output - signal characteristics Symbol C Parameter Conditions Min Typ Max Unit VOL C Output low level -IOL = 4 mA 0.15 V VOH C Output high level IOH = 4 mA 1.65 V Imax C Maximum current 4 mA |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |