| 数据搜索系统,热门电子元器件搜索 |
|
VG6640 数据表(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VG6640 数据表(HTML) 90 Page - STMicroelectronics |
|
90 / 126 page ![]() Electrical characteristics VG6640, VD6640 90/126 DocID023597 Rev 11 9.5 System clock Table 44. Maximum current consumption while streaming Mode 1 Mode 2 Mode 3 Mode 4 Mode5 Conditions(1) 1. Mode 1 VDIG = 2.8 V, 12 MHz external clock, tested at 25 °C junction temperature Modes 2, 3, 4, and 5 VDIG = 1.8 V, 12 MHz external clock, tested at 25 °C junction temperature Worst case Standard Low power Night mode Very low power C CCCCC VCORE (mA) NA NA 90 90 75 VDIG (mA) 200 150 4 4 4 VANA (mA) 140 150 140 140 140 Table 45. EXTCLK_XTAL1 - characteristics Symbol C Parameter Minimum Maximum Unit VEXTCLKL T DC-coupled square wave low level input -0.5 0.5 V VEXTCLKH T DC-coupled square wave high level input 1.3 2.3 V fEXTCLK T Clock frequency input 12 50 MHz IEXTCLKL P Input leakage current(1) 1. For VGND ≤VEXTCLK ≤VDIG 10 µA Table 46. System clock - crystal Symbol C Parameter Minimum Maximum Unit fXTAL Crystal resonant frequency 12(tbc) 27(tbc) MHz Table 47. PLL timing characterics Symbol C Parameter Minimum Maximum Unit fPLLINPUT P PLL input frequency (after internal pre-divider) 612 MHz tJITTER T Maximum allowable clock jitter on input to PLL 100 ps fPLLOUTPUT C PLL output frequency (after fixed divide by 2) 225 500 MHz |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |