VG6640 datasheet(75/126 Pages) STMICROELECTRONICS

75 / 126 page

DocID023597 Rev 11

75/126

VG6640, VD6640

Video timing

125

Figure 21. Clock settings

The equations relating the input clock frequency to pixel clock frequencies are:

NOTE:

OP_Pix_Clk_Div must be kept at 8 for correct operation of CSI-2 interface.

The user must write the frequency of clock applied to the EXTCLK_XTAL1 input to

the register 0x0310, ExtClk_Frequency_MHz.

6.3.1

Spread spectrum

The PLL contains a spread spectrum clock generator (SSCG) block for the purposes of EMI

reduction. This feature is off by default and is intended for use if RF channel blocking

becomes an issue on the host system. The modulation period and depth are fully

programmable. The spread mode is selectable between center spread (default) or down

spread. The SSCG registers must only be reprogrammed with new values when the sensor

is in standby mode.

VT_PixelClock_MHz

ExtClk_Xtal1_MHz

PLL_Multiplier

Pre_PLL_Clk_Div

VT_Sys_Clk_Div

VT_Pix_Clk_Div

------------------------------------------------------------------------------------------------------------------------------------------------------------------

OpClock_MHz

ExtClk_Xtal1_MHz

PLL_Multiplier

Pre_PLL_Clk_Div

× P_Sys_Clk_Div OP_Pix_Clk_Div

--------------------------------------------------------------------------------------------------------------------------------------------------------------------

VG6640 数据表(PDF) 75 Page - STMicroelectronics

VG6640 数据表(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载