VG6640 datasheet(20/126 Pages) STMICROELECTRONICS

20 / 126 page

Functional description

VG6640, VD6640

20/126

DocID023597 Rev 11

•

HDR video pipe

–

Responsible for real-time image data processing at pixel clock rate. Processes the

raw pixel data from the ADCs in the CAB. The HDR video pipe contains a set of

correction algorithm blocks and dedicated blocks for data coding.

–

Manages the 22bit to12bit compression using a programmable 32 element PWL

table.

•

Image data transmitters

–

Video data coders and transmitters, including serial (MIPI) and parallel interfaces.

•

On chip regulators

–

Supplies the analog block and the digital core.

•

Clock and PLL

–

Provides all the clocks required for the video timing.

•

Non-volatile memory (NVM)

–

Stores production test data and part-to-part variation data for image quality

enhancement.

•

Temperature sensors

–

Allows the application to take decisions based on the sensor temperature.

3.1

Analog video block

The custom analog block (CAB) includes the following main functional blocks:

•

pixel array, see Section 3.1.1

•

X, Y address, see Section 3.1.2

•

dual column ADCs, see Section 3.1.3

•

dual SRAM, see Section 3.1.4

•

power management, see Section 3.1.5

•

multiple exposure HDR pixel, see Section 3.1.6

VG6640 数据表(PDF) 20 Page - STMicroelectronics

VG6640 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载