ADAV803ASTZ datasheet(52/56 Pages) AD

52 / 56 page

ADAV803

Rev. 0 | Page 52 of 56

PLL2_Source

RES

Table 77. PLL Clock Source Regist

PLL1_Sour

RES

ADDRESS = 1111000 (0x78)

PLL1_Source

Selects the clock source for PLL1.

0 = XIN.

1 = MCLKI.

PLL2_Source

ck source for PLL2.

Selects the clo

0 = XIN.

1 = MCLKI.

Table 78. PLL Output

RES

DIRINPD

DIRIN_PIN

RES

SYSCLK1

SYSCLK2

SYSCLK3

Enable

RES

ADDRESS = 1111010 (0x7A)

DIRINPD

This bit powers down the SPDIF receiver.

0 = Normal.

1 = Power-down.

DIRIN_PIN

This bit determines the input levels of the DIRIN pin.

down to 200 mV according to AES3 requirements.

ons section.

YSCLK1

YSCLK2

LK2 output.

0 = Enabled.

YSCLK3

es the SYSCLK3 ou

Enabled.

bled.

0 = DIRIN accepts input signals

1 = DIRIN accepts input signals as defined in the Specificati

Enables the SYSCLK1 output.

0 = Enabled.

1 = Disabled.

Enables the SYSC

1 = Disabled.

Enabl

tput.

0 =

1 = Disa

ADAV803ASTZ 数据表(PDF) 52 Page - Analog Devices

ADAV803ASTZ 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载