ADAV803ASTZ datasheet(15/56 Pages) AD

15 / 56 page

ADAV803

Rev. 0 | Page 15 of 56

TION

and by a factor of 8 at

ther the

FUNCTIONAL DESCRIP

ADC SECTION

The ADAV803’s ADC section is implemented using a second-

order multibit (5 bits) Σ-∆ modulator. The modulator is

sampled at either half of the ADC MCLK rate (modulator clo

= 128 × fS) or one-quarter of the ADC MCLK rate (modulator

clock = 64 × fS). The digital decimator consists of a Sinc^5 filter

followed by a cascade of three half-band FIR filters. The Sin

decimates by a factor of 16 at 48 kHz

96 kHz. Each of the half-band filters decimates by a factor of 2.

Figure 23 shows the details of the ADC section. The ADC can

be clocked by a number of different clock sources to control t

sample rate. MCLK selection for the ADC is set by Internal

Clocking Control Register 1 (Address 0x76). The ADC provide

an output word of up to 24 bits of resolution in twos comple-

ment format. The output word can be routed to ei

output ports, the sample rate converter, or the SPDIF digital

transmitter.

REG 0x76

BITS 4–2

REG 0x6F

BITS 1–0

ADC MCLK

DIVIDER

ADC

MCLK

ADC

Figure 23. Clock Path Control on the ADC

Programmable Gain Amplifier (PGA)

The input of the record channel features a PGA that converts

the single-ended signal to a differential signal, which is applied

to the analog Σ-Δ modulator of the ADC. The PGA can be

programmed to amplify a signal by up to 24 dB in 0.5 dB

increments. Figure 24 shows the structure of the PGA circuit.

Ω TO 64kΩ

125

Ω

CAPxN

EXTERNAL

CAPACITOR

(1nF NPO)

VREF

MODULATOR

EXTERNAL

CAPACITOR

(1nF NPO)

CAPxP

EXTERNAL

CAPACITOR

(1nF NPO)

Ω

125

Ω

Figure 24. PGA Block Diagram

Analog Σ-∆ Modulator

The ADC features a second-order, multibit, Σ-Δ modulator. The

input features two integrators in cascade followed by a flash

converter. This multibit output is directed to a scrambler,

followed by a DAC for loop feedback. The flash ADC output is

also converted from thermometer coding to binary coding for

input as a 5-bit word to the decimator. Figure 25 shows the

ADC block diagram.

The ADC also features independent digital volume control for

the left and right channels. The volume control consists of

256 linear steps, with each step reducing the digital output

codes by 0.39%. Each channel also has a peak detector that

records the peak level of the input signal. The peak detector

ADC MODCLK

MULTI-BIT

Σ–∆

MODULATOR

DECIMATOR

HPF

PEAK

DETECT

VOLUME

CONTROL

SINC^5

HALF-BAND

FILTER

ADC MCLK/2

(TYP 6.144MHz)

384kHz

768kHz

192k

384k

SINC

COMPENSATION

HALF-BAND

FILTER

96kHz

192kHz

48kHz

96kHz

Diagram

Figure 25. ADC Block

ADAV803ASTZ 数据表(PDF) 15 Page - Analog Devices

ADAV803ASTZ 数据表(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

ADAV803ASTZ 数据表(PDF) 15 Page - Analog Devices

ADAV803ASTZ 数据表(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载