数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP48FVB08 数据表(PDF) 63 Page - Microchip Technology

部件名 MCP48FVB08
功能描述  8/10/12-Bit Quad/Octal Voltage Output, 6 LSb INL Digital-to-Analog Converters with SPI Interface
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP48FVB08 数据表(HTML) 63 Page - Microchip Technology

Back Button MCP48FVB08 Datasheet HTML 59Page - Microchip Technology MCP48FVB08 Datasheet HTML 60Page - Microchip Technology MCP48FVB08 Datasheet HTML 61Page - Microchip Technology MCP48FVB08 Datasheet HTML 62Page - Microchip Technology MCP48FVB08 Datasheet HTML 63Page - Microchip Technology MCP48FVB08 Datasheet HTML 64Page - Microchip Technology MCP48FVB08 Datasheet HTML 65Page - Microchip Technology MCP48FVB08 Datasheet HTML 66Page - Microchip Technology MCP48FVB08 Datasheet HTML 67Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 112 page
background image
 2020 Microchip Technology Inc.
DS20006362A-page 63
MCP48FXBX4/8
Register 4-6 shows the format of the DAC WiperLock
Technology Status register.
REGISTER 4-6:
DAC WiperLock™ TECHNOLOGY STATUS REGISTER (ADDRESS 0Bh; VOLATILE)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
R-0(1)
Octal
WL7B WL7A WL6B WL6A WL5B WL5A WL4B WL4A WL3B WL3A WL2B WL2A WL1B WL1A WL0B WL0A
Quad
(2)
(2)
(2)
—(2)
—(2)
—(2)
(2)
(2)
WL3B WL3A WL2B WL2A WL1B WL1A WL0B WL0A
bit 15
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
= Quad-channel device
= Octal-channel device
Octal
Quad
bit 15-8
Unimplemented: Read as ‘0’
bit 15-0
bit 7-0
WLnB:WLnA: WiperLock™ Technology Status
These bits reflect the state of the DLn:CLn nonvolatile Configuration bits.
11 = DAC Wiper and DAC Configuration (volatile and nonvolatile registers) are locked
(DLn = CLn = Enabled)
10 = DAC Wiper (volatile and nonvolatile) and DAC Configuration (nonvolatile registers) are
locked (DLn = Enabled; CLn = Disabled)
01 = DAC Wiper (nonvolatile) and DAC Configuration (nonvolatile registers) are locked
(DLn = Disabled; CLn = Enabled)
00 = DAC Wiper and DAC Configuration are unlocked (DLn = CLn = Disabled)
Note 1:
POR value depends on the programmed values of the DLn:CLn Configuration bits. The devices are
shipped with a default DLn:CLn Configuration bit state of ‘0’.
2:
Unimplemented bit, read as ‘0’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com