数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP48FVB08 数据表(PDF) 69 Page - Microchip Technology

部件名 MCP48FVB08
功能描述  8/10/12-Bit Quad/Octal Voltage Output, 6 LSb INL Digital-to-Analog Converters with SPI Interface
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP48FVB08 数据表(HTML) 69 Page - Microchip Technology

Back Button MCP48FVB08 Datasheet HTML 65Page - Microchip Technology MCP48FVB08 Datasheet HTML 66Page - Microchip Technology MCP48FVB08 Datasheet HTML 67Page - Microchip Technology MCP48FVB08 Datasheet HTML 68Page - Microchip Technology MCP48FVB08 Datasheet HTML 69Page - Microchip Technology MCP48FVB08 Datasheet HTML 70Page - Microchip Technology MCP48FVB08 Datasheet HTML 71Page - Microchip Technology MCP48FVB08 Datasheet HTML 72Page - Microchip Technology MCP48FVB08 Datasheet HTML 73Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 112 page
background image
 2020 Microchip Technology Inc.
DS20006362A-page 69
MCP48FXBX4/8
TABLE 5-2:
THEORETICAL STEP
VOLTAGE (VS)(1)
5.4.4
OUTPUT SLEW RATE
Figure 5-6 shows an example of the slew rate for the
VOUT pin. The slew rate can be affected by the charac-
teristics of the circuit connected to the VOUT pin.
FIGURE 5-6:
VOUT Pin Slew Rate.
5.4.4.1
Small Capacitive Load
With a small Capacitive Load (CL), the output buffer’s
current is not affected, but the VOUT pin’s voltage is not
a step transition from one output value (DAC register
value) to the next output value. The change of the VOUT
voltage is limited by the output buffer’s characteristics,
so the VOUT pin voltage will have a slope from the old
voltage to the new one. This slope is fixed for the output
buffer and is referred to as the Buffer Slew Rate
(SRBUF).
5.4.4.2
Large Capacitive Load
With a larger capacitive load, the slew rate is determined
by two factors:
• The output buffer’s Short-Circuit Current (ISC)
•The VOUT pin’s external load
IOUT cannot exceed the output buffer’s Short-Circuit
Current (ISC), which fixes the output Buffer Slew Rate
(SRBUF). The voltage on the Capacitive Load, VCL,
changes at a rate proportional to IOUT, which fixes a
Capacitive Load Slew Rate (SRCL).
The VCL voltage slew rate is limited to the slower of the
output buffer’s internally set Slew Rate (SRBUF) and
the Capacitive Load Slew Rate (SRCL).
5.4.5
DRIVING RESISTIVE AND
CAPACITIVE LOADS
The VOUT pin can drive up to 100 pF of capacitive load
in parallel with a 5 k
 resistive load (to meet electrical
specifications).
VOUT drops slowly as the load resistance decreases
after about 3.5 k
. It is recommended to use a load with
RL greater than 5 k.
Driving large capacitive loads can cause stability
problems for voltage feedback op amps. As the load
capacitance increases, the feedback loop’s phase mar-
gin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response with overshoot and ringing in the step
response. That is, since the VOUT pin’s voltage does
not quickly follow the buffer’s input voltage (due to the
large capacitive load), the output buffer will overshoot
the desired target voltage. Once the driver detects this
overshoot, it compensates by forcing it to a voltage
below the target. This causes voltage ringing on the
VOUT pin.
When driving large capacitive loads with the output
buffer, a small Series Resistor (RISO) at the output (see
Figure 5-7) improves the output buffer’s stability (feed-
back loop’s phase margin) by making the output load
resistive at higher frequencies. The bandwidth will be
generally lower than the bandwidth with no capacitive
load.
FIGURE 5-7:
Circuit to Stabilize the
Output Buffer for Large Capacitive Loads (CL).
The RISO resistor value for your circuit needs to be
selected. The resulting frequency response peaking
and step response overshoot for this RISO resistor
value should be verified on the bench. Modify the
RISO’s resistance value until the output characteristics
meet your requirements.
A method to evaluate the system’s performance is to
inject a step voltage on the VREF pin and observe the
VOUT pin’s characteristics.
VREF
5.0
2.7
1.8
1.5
1.0
VS
1.22 mV 659 µV 439 µV 366 µV 244 µV 12-bit
4.88 mV 2.64 mV 1.76 mV 1.46 mV 977 µV 10-bit
19.5 mV 10.5 mV 7.03 mV 5.86 mV 3.91 mV 8-bit
Note 1:
When Gain = 1x, VFS = VRL and VZS = 0V.
Time
DACn = A
VOUT(A)
VOUT(B)
DACn = B
Slew Rate
VOUT B

VOUT A

T
--------------------------------------------------
=
Note:
Additional insight into circuit design for
driving capacitive loads can be found in
AN884, “Driving Capacitive Loads with
Op Amps” (DS00884).
VOUT
RISO
RL
CL
VCL
VW
+
Gain



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com