MCP48FVB08 datasheet(77/112 Pages) MICROCHIP

77 / 112 page

 2020 Microchip Technology Inc.

DS20006362A-page 77

MCP48FXBX4/8

7.0

SPI DEVICE COMMANDS

The MCP48FXBX4/8 devices’ SPI command format

supports 32 memory address locations and four

commands:

• WRITE command (C1:C0 = 00)

• READ command (C1:C0 = 11)

• Enable Configuration bit (high voltage,

HVC = VIHH):

- Enable Configuration bit (C1:C0 = 10)

- Disable Configuration bit (C1:C0 = 01)

The supported commands are shown in Table 7-1.

These commands allow for both single data or continu-

ous data operation. Table 7-2 also shows the required

number of bit clocks for each command’s different mode

of operation.

Commands may have two modes. These are:

• Normal Serial Commands

• High-Voltage Serial Commands

Normal serial commands are those where the HVC pin

is driven to either VIH or VIL. With high-voltage serial

commands, the HVC pin is driven to VIHH.

The 8-bit commands (see Figure 7-1) are used to mod-

ify the device Configuration bits (Section 7.9 “Enable

Configuration Bit (High Voltage)” and Section 7.10

“Disable Configuration Bit (High Voltage)”) while

the 24-bit commands (see Figure 7-2) are used to read

and write to the device registers (Section 7.8 “READ

Command (Normal and High Voltage)” and

Section 7.7 “WRITE Command (Normal and High

Voltage)”). These commands contain a command byte

and two data bytes.

FIGURE 7-1:

8-Bit SPI Command Format.

7.1

Command Byte

The command byte has three fields: the address, the

command and one reserved bit (see Figure 7-1).

The device memory is accessed when the master

sends a proper command byte to select the desired

operation. The memory location getting accessed is

contained in the command byte’s AD4:AD0 bits. The

action desired is contained in the command byte’s

C1:C0 bits; see Table 7-2. C1:C0 determines if the

desired memory location will be read, written, enabled

or disabled.

As the command byte is being loaded into the device (on

the SDI pin), the device’s SDO pin is driving. The SDO pin

will output high bits for the first seven bits of that com-

mand. On the 8th bit, the SDO pin will output the

CMDERR bit state (see Section 7.6 “Error Condition”).

7.2

Data Bytes

Data bytes are only present in the READ and WRITE

commands. These commands concatenate the two

data bytes, after the command byte, for a 24-bit long

command (see Figure 7-2).

FIGURE 7-2:

24-Bit SPI Command Format.

TABLE 7-1:

COMMAND BITS OVERVIEW

C1:C0 Bit

States

Command

# of Bits Normal or HV

Read Data

24 Bits Normal

Write Data

24 Bits Normal

Enable(1)

8 Bits

HV Only

Disable(1)

8 Bits

HV Only

Note 1: High-voltage enable and disable com-

mands on selected nonvolatile memory

locations.

Command Byte

Legend:

Memory Address

Command Bits

Data Bits

XReserved

Command Byte

Data Word (2 bytes)

Legend:

Memory Address

Command Bits

Data Bits

X Reserved

MCP48FVB08 数据表(PDF) 77 Page - Microchip Technology

MCP48FVB08 数据表(HTML) 77 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MCP48FVB08 数据表(PDF) 77 Page - Microchip Technology

MCP48FVB08 数据表(HTML) 77 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载