数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7041A 数据表(PDF) 40 Page - Renesas Technology Corp

部件名 SH7041A
功能描述  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7041A 数据表(HTML) 40 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 36Page - Renesas Technology Corp SH7041A Datasheet HTML 37Page - Renesas Technology Corp SH7041A Datasheet HTML 38Page - Renesas Technology Corp SH7041A Datasheet HTML 39Page - Renesas Technology Corp SH7041A Datasheet HTML 40Page - Renesas Technology Corp SH7041A Datasheet HTML 41Page - Renesas Technology Corp SH7041A Datasheet HTML 42Page - Renesas Technology Corp SH7041A Datasheet HTML 43Page - Renesas Technology Corp SH7041A Datasheet HTML 44Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 923 page
background image
2
 Instruction length: 16-bit fixed length for improved code efficiency
 Load-store architecture (basic operations are executed between registers)
 Delayed branch instructions reduce pipeline disruption during branch
 Instruction set based on C language
• Instruction execution time: one instruction/cycle (35 ns/instruction at 28.7-MHz operation)
• Address space: Architecture supports 4 Gbytes
• On-chip multiplier: multiplication operations (32 bits × 32 bits → 64 bits) and
multiplication/accumulation operations (32 bits
× 32 bits + 64 bits → 64 bits) executed in two
to four cycles
• Five-stage pipeline
Cache Memory:
• 1-kbyte instruction cache
• Caching of instruction codes and PC relative read data
• 4-byte line length (1 longword: 2 instruction lengths)
• 256 entry cache tags
• Direct map method
• On-chip ROM/RAM, and on-chip I/O areas not objects of cache
• Used in common with on-chip RAM; 2 kbytes of on-chip RAM used as address array/data
array when cache is enabled
Interrupt Controller (INTC):
• Nine external interrupt pins (NMI, IRQ0–IRQ7)
• Forty-three internal interrupt sources (forty-four for A mask)
• Sixteen programmable priority levels
User Break Controller (UBC):
• Generates an interrupt when the CPU or DMAC generates a bus cycle with specified
conditions
• Simplifies configuration of an on-chip debugger
Bus State Controller (BSC):
• Supports external extended memory access
 16-bit (QFP-112, TQFP-120), or 32-bit (QFP-144) external data bus
• Memory address space divided into five areas (four areas of SRAM space, one area of DRAM
space) with the following settable features:
 Bus size (8, 16, or 32 bits)
 Number of wait cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com