SH7041A datasheet(30/923 Pages) RENESAS

30 / 923 page

viii

12.7.7 Contention between TGR Write and Input Capture ............................................. 395

12.7.8 Contention between Buffer Register Write and Input Capture ............................ 396

12.7.9 Contention between TGR Write and Compare Match ......................................... 397

12.7.10 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection ..... 397

12.7.11 Counter Value during Complementary PWM Mode Stop ................................... 399

12.7.12 Buffer Operation Setting in Complementary PWM Mode................................... 399

12.7.13 Reset Sync PWM Mode Buffer Operation and Compare Match Flag ................. 400

12.7.14 Overflow Flags in Reset Sync PWM Mode ......................................................... 402

12.7.15 Notes on Compare Match Flags in Complementary PWM Mode ....................... 405

12.7.16 Contention between Overflow/Underflow and Counter Clearing ........................ 407

12.7.17 Contention between TCNT Write and Overflow/Underflow ............................... 408

12.7.18 Cautions on Transition from Normal Operation or PWM Mode 1

to Reset-Synchronous PWM Mode ...................................................................... 409

12.7.19 Output Level in Complementary PWM Mode and Reset-Synchronous PWM

Mode..................................................................................................................... 409

12.7.20 Cautions on Using the Chopping Function in Complementary PWM Mode

or Reset Synchronous PWM Mode (A Mask Excluded)...................................... 409

12.7.21 Cautions on Carrying Out Buffer Operation of Channel 0 in PWM Mode

(A Mask Excluded)............................................................................................... 409

12.7.22 Cautions on Restarting with Sync Clear of Another Channel

in Complementary PWM Mode (A Mask Excluded)........................................... 410

12.8

MTU Output Pin Initialization........................................................................................... 411

12.8.1 Operating Modes .................................................................................................. 411

12.8.2 Reset Start Operation ............................................................................................ 411

12.8.3 Operation in Case of Re-Setting Due to Error During Operation, Etc. ................ 412

12.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error

during Operation, Etc............................................................................................ 412

12.9

Port Output Enable (POE) ................................................................................................. 443

12.9.1 Features................................................................................................................. 443

12.9.2 Block Diagram...................................................................................................... 444

12.9.3 Pin Configuration ................................................................................................. 445

12.9.4 Register Configuration.......................................................................................... 445

12.10 POE Register Descriptions ................................................................................................ 446

12.10.1 Input Level Control/Status Register (ICSR)......................................................... 446

12.10.2 Output Level Control/Status Register (OCSR)..................................................... 449

12.11 Operation ........................................................................................................................... 451

12.11.1 Input Level Detection Operation .......................................................................... 451

12.11.2 Output-Level Compare Operation ........................................................................ 452

12.11.3 Release from High-Impedance State .................................................................... 452

12.11.4 POE timing ........................................................................................................... 453

12.11.5 Usage Notes .......................................................................................................... 453

Section 13 Watchdog Timer (WDT) .............................................................................. 455

SH7041A 数据表(PDF) 30 Page - Renesas Technology Corp

SH7041A 数据表(HTML) 30 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载