| 数据搜索系统,热门电子元器件搜索 |
|
SH7041A 数据表(PDF) 111 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7041A 数据表(HTML) 111 Page - Renesas Technology Corp |
|
111 / 923 page ![]() 73 RES = 0 Power-on reset state Manual reset state Sleep mode Standby mode Program execution state Bus release state Exception processing state RES = 1 MRES = 1 RES = 1 When an interrupt source or DMA address error occurs NMI interrupt source occurs Exception processing ends Bus request generated Exception processing source occurs Bus request cleared Bus request generated Bus request cleared SBY bit cleared for SLEEP instruction SBY bit set for SLEEP instruction From any state when RES = 0 From any state when RES = 1 and MRES = 0 Reset states Power-down state Bus request generated Bus request cleared Figure 2.6 Transitions between Processing States Reset State: The CPU resets in the reset state. When the RES pin level goes low, a power-on reset results. When the RES pin is high and MRES is low, a manual reset will occur. Exception Processing State: The exception processing state is a transient state that occurs when exception processing sources such as resets or interrupts alter the CPU’s processing state flow. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |