MPC8343ECVRADDB datasheet(7/80 Pages) NXP

7 / 80 page

MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 11

Freescale Semiconductor

Electrical Characteristics

2.1.2

Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8343EA. Note that the values in

Table 2 are the recommended and tested operating conditions. Proper device operation outside these

conditions is not guaranteed.

Input voltage

DDR DRAM signals

MVIN

–0.3 to (GVDD + 0.3)

2, 5

DDR DRAM reference

MVREF

–0.3 to (GVDD + 0.3)

2, 5

Three-speed Ethernet signals

LVIN

–0.3 to (LVDD + 0.3)

4, 5

Local bus, DUART, CLKIN, system control and

power management, I2C, and JTAG signals

OVIN

–0.3 to (OVDD + 0.3)

3, 5

PCI

OVIN

–0.3 to (OVDD + 0.3)

Storage temperature range

TSTG

–55 to 150

°C—

Notes:

1 Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and

functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause

permanent damage to the device.

2 Caution: MV

IN must not exceed GVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

3 Caution: OV

IN must not exceed OVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

4 Caution: LV

IN must not exceed LVDD by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on

reset and power-down sequences.

5 (M,L,O)V

IN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

6 OVIN on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as

shown in Figure 3.

Table 2. Recommended Operating Conditions

Parameter

Symbol

Recommended

Value

Unit

Notes

Core supply voltage

VDD

1.2 V ± 60 mV

PLL supply voltage

AVDD

1.2 V ± 60 mV

DDR and DDR2 DRAM I/O voltage

GVDD

2.5 V ± 125 mV

1.8 V ± 90 mV

V—

Three-speed Ethernet I/O supply voltage

LVDD1

3.3 V ± 330 mV

2.5 V ± 125 mV

V—

Three-speed Ethernet I/O supply voltage

LVDD2

3.3 V ± 330 mV

2.5 V ± 125 mV

V—

Table 1. Absolute Maximum Ratings1 (continued)

Parameter

Symbol

Max Value

Unit

Notes

MPC8343ECVRADDB 数据表(PDF) 7 Page - NXP Semiconductors

MPC8343ECVRADDB 数据表(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

MPC8343ECVRADDB 数据表(PDF) 7 Page - NXP Semiconductors

MPC8343ECVRADDB 数据表(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载