数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP5003ACPZ-R7 数据表(PDF) 30 Page - Analog Devices

部件名 ADP5003ACPZ-R7
功能描述  Low Noise Micro PMU, 3 A Buck Regulator with 3 A LDO
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5003ACPZ-R7 数据表(HTML) 30 Page - Analog Devices

Back Button ADP5003ACPZ-R7 Datasheet HTML 23Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 24Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 25Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 26Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 27Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 28Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 29Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 30Page - Analog Devices ADP5003ACPZ-R7 Datasheet HTML 31Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 30 / 31 page
background image
ADP5003
Data Sheet
Rev. A | Page 30 of 31
LAYOUT CONSIDERATIONS
Layout is important for all switching regulators but is
particularly important for regulators with high switching
frequencies. To achieve high efficiency, proper regulation,
stability, and low noise, a well designed PCB layout is required.
Follow these guidelines when designing PCBs:
Keep high current loops as short and wide as possible.
Keep the input bypass capacitors close to the PVIN1,
PVIN2, and PVINSYS pins.
Keep the inductor and output capacitor close to SW1
and PGND1.
Route the VFB2P and VFB2N LDO sense traces side by
side connecting them each as close as possible to the point
of load. Keep them as short as possible and away from
noise sources.
Place the frequency setting resistor close to the RT pin.
Keep AGND1 and PGND1 separate on the top layer of the
board. This separation avoids pollution of AGND1 with
switching noise. Do not connect PGND1 to the EPAD on
the top layer of the layout. Connect both AGND1 and
PGND1 to the board ground plane with vias. Ideally,
connect PGND1 to the plane at a point between the input
and output capacitors.
Connect the negative terminal of CVBUF to the VFB2N pin.
ADP5003
CVOUT1
22µF
25V/X5R
1206
CPVIN2
10µF
50V/X5R
1206
0201
0201
0201
0402
0402
1
2
3
4
5
6
7
8
17
18
19
20
21
22
23
24
PVIN
PVOUT2
13.2mm
L1
CPVINSYS
10µF
35V/X5R
0805
CPVIN1
10µF
50V/X5R
1206
CVREG
1µF
10V/X5R
0406
CC
CCP
RRT
RC
RBOT2
RTOP2
RBOT1
RTOP1
CREFOUT
0.22µF
10V/X5R
0402
CVBUF
0.1µF
10V/X5R
0402
CVREG_LDO
1µF
10V/X5R
0402
CPVOUT2
10µF
25V/X5R
0805
Figure 53. Example Outline Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com